

# เอกสารอางอิง

- 1. HALL. DOUGLAS V. Microprocessors and Digital System.

  New York: McGraw-Hill Book Co., 1980.
- 2. IBM Co. IBM ' Selectric ' I/O Typewriter. No. 241-5737-0

  New York: IBM Co., July, 1973.
- 3. IBM Co. IBM Selectric Universal I/O Keyboardless Printer.

  No. 124-0070-4. New York: IBM Co., 1972.
- 4. INTEL Co. Intel Component Data Catalog 1978, Santa Clara,
  U.S.A.: 3065 Bowers Avenue. 1978.
- 5. DATAPOINT Corp. Datapoint 5500, Product Specification & Hardware

  Reference Manual. No. 60181-02. New York: Datapoint

  Corp., May 27, 1977.
- 6. DATAPOINT Corp. <u>Data Station 8200, Maintainance Manual</u>. No. 75245-00. New York: Datapoint Corp., Aug, 1977.
- 7. DATAPOINT Corp. Multiport Communication Adaptor 9460/9462, Product

  Specification. No. 60177-01. New York: Datapoint Corp.,

  July 8, 1976.

ภาคผนวก ก

#### 5.8.2 Presentation Format

A description of each 5500 instruction is given below, In order to simplify the presentation, the following symbols and abbreviations are used:

Operation	

Symbolic representation of instruction description.

Op Code:

Operation Code, expressed in

Timing:

octal. Execution time in microseconds.

(Note: memory refresh overhead is 5% implying that a program

will execute, on

the average, 5% slower than the sum

of the indicated tir ings.)

Length:

Number of bytes in the instruction. (Used when the ler 3th may not be

especially obvious from the

op code or the

instruction diagram.)

Stack: Entry:

Number of stack entries. Conditions necessary before

execution

Exit:

Conditions existing after

execution.

Algorithm:

Steps taken to perform the instruction execution.

The contents of.

Is replaced by Is transferred to.

Is compared with. Logical "Or" operation.

Logical "Exclusive Or" operation Logical "AND" operation.

↓ ↑ .. V → ✓ ABCDEHL

X

Stack

(rd)

()

8-bit processor registers

Memory location

designated by the contents of HL or the designated

register pair.

Program counter. (When shown P+X

location relative to first byte of instruction).

Pushdown Stack

One of the eight ALU (OP)

operations (AD, AC, SU, SB

ND, XR, OR, CP)

A source general register (ABCDEHL)(s=0 to 6). (rs) A destination general register

(ABCDEHL) (d=0 to 6). A general register (ABCDEHLX). (r)

(s or d = 0 to 7)

One of the pairs of registers (BC DE HL XA) (rp)

A register select op code. No byte is necessary

for selection of the A register. Otherwise: B=0111, C=062, D=0113, E=0174, H=0115

L=0176, X=022

A register pair select op code. rp

No byte is necessary for the selection of HL.

Otherwise: BC=062, DE= 0174, XA=022.

An 8-bit value used (vvv) in an instruction.

A 16-bit value used in (adr) an instruction with the

LSP first, followed by the MSP. Control flags (CZSP) (c=0 to 3) (cf)

(Often called flip-flops). External command, listed in

Table 5-1. An expression reducing to data

an 8-bit immediate value. An expression reducing to loc

a 16-bit address.

# 5.8.3 Category 1 — 2200 System Instructions

# LOAD IMMEDIATE

(exp)

L (r)

Op Code: 0d6 (vvv) Timing: 1.8 Operation: (vvv)→(r)

Transfers the contents of the operand given in the instruction to the register specified by bits 3-5 of the instruction word.

7	6	5	4	3	2	1	0	7	0
1	)		d			6		OPE	RAND

1. d is the destination designator.

2. None of the flag flip-flops are changed.

#### L(rd)M, L(rd)(rs), LM(rs) LOAD

For L(rd)M: Op Code: 3d7

Timing: 2.6 Operation: (M)→(rd) d≤6

For L(rd)(rs): Op Code: 3ds

Timing: 1.2

Operation: (rs) $\rightarrow$ (rd) s $\leq$ 6, d $\leq$ 6

For LM(rs): Op Code: 37s

Timing:2.6

Operation: (rs)→(M) s≤6

Transfers the operand from the source specified by bits 0-2 of the instruction word to the destination specified by bits 3-5 of the instruction word.

7	6	5	4	3	2	1	0
	3		d			S	Trans

1. The data source is unaffected.

2. s and d both = 7 results in a HALT instruction.

3. None of the flag flip-flops are changed.

#### ADD IMMEDIATE

AD data

Op Code: 004 (vvv) Timing: 2.2 Operation: (A) + (P+1)→A

Adds the value of the (data) operand to the contents of the A register and retains the sum in the A register.

7	6	5	4	3	2	1	0	7	0
0			0			4		OPE	RAND

- Carry flip-flop set if add overflow occurs; otherwise carry is reset.
- 2.. The Sign, Zero and Parity flip-flops indicate the status of the A register at completion.

#### ADD

AD(rs), ADM

For AD(rs): Op Code: 20s Timing: 1.4 Operation: (A) + (rs)→A For ADM: Op Code: 207

Timing: 2.6 Operation: (A) + (M)→A

This instruction is identical to ADD IMMEDIATE with the exception of operand source.

7	6	5	4	3	2	1	0
	2		0			s	

s specifies the operand source.

#### ADD WITH CARRY IMMEDIATE

AC data

Op Code: U14 (vvv) Timing: 2.2

Operation: (A) + (P+1) + (Carry) - A

Adds the Carry bit and contents of the operand to the contents of the A register and retains the sum in the A register.

7	6	5	4	3	2	1	0	7	0
0	)		1			4		OPE	RAND

- If add overflow occurs, the Carry flip-flop is set; otherwise
   Carry is reset.
- The Sign, Zero and Parity flip-flops indicate the status of the A register at completion.

#### ADD WITH CARRY

AC (rs), ACM

For AC(rs): Op Code: 21s

Timing: 1.4

Operation: (A) + (Carry) + (rs)→A

For ACM: Op Code: 217

Timing: 2.6

Operation: (A) + (Carry) + (M)→A

This instruction is identical to ADD WITH CARRY IMMEDIATE with the exception of operand source.

7	6	5	4	3	2	1	0
11	2		1	10.5		S	57

s specifies the operand source.

#### SUBTRACT IMMEDIATE

SU data

Op Code: 024 (vvv) Timing: 2.0

Operation: (A) - (P+1) → A

Subtracts the value of the operand from the contents in the A register and retains the difference in the A register.

7	6	5	4	3	2	1	0	7	0
(	)		2			4		OPE	RAND

- The Carry flip-flop is set if underflow occurs, otherwise carry is reset.
- The Zero, Sign and Parity flip-flops represent the status of the A register at completion.

#### SUBTRACT

SU(rs), SUM

For SU(rs): Op Code: 22s

Timing: 1.4

Operation: (A)-(rs)→A For SUM: Op Code: 227

Timing: 2.6

Operation: (A)-(M)-A

This instruction is identical to SUBTRACT IMMEDIATE with the exception of operand source.

7	6	5	4	3	2	1	0
2			2			\$	

s specifies the operand source.

#### SUBTRACT WITH BORROW IMMEDIATE SB data

Op Code: 034 (vvv)

Timing: 2.2

Operation: (A)-(P+1) - (Carry)→A

Subtracts the value of the operand and the Carry bit from the contents of the A register, and retains the difference in the A register.

7 6	5 4 3	2 1 0	7 0
0	3	4	OPERAND

- Sets the Carry flip-flop if underflow occurs; otherwise resets Carry.
- The Zero, Sign, and Parity flip-flops represent the status of the A register at completion.

### SUBTRACT WITH BORROW

SB(rs), SBM

For SB(rs): Op Code: 23s

Timing: 1.4

Operation: (A)-(rs)-(Carry)→A

For SBM: Op Code: 237

Timing: 2.6

This instruction is identical to SUBTRACT WITH BORROW IMMEDIATE with the exception of the operand source.

OR(rs),ORM

# 6 5 4 3 2 1 0

s specifies the operand source.

#### AND IMMEDIATE

ND data

Op Code: 044 (vvv) Timing: 2.2

Operation: (A)  $\bigwedge$  (P+1)  $\longrightarrow$  A

Forms the logical product of the contents of the A register with the value of the operand and places the result in the A

7	6	5	4	3	2	1	0	7	0
0	)		4			4		OPE	RAND

1. Resets the Carry flip-flop upon completion.

2. The Zero, Sign and Parity flip flops represent the status of the A register upon completion.

### Sample Operation:

(A Reg)	0	0	0	0	1	1	1	. 1
(P+1)					0			
(A Reg)	0	0	0	0	0.	1	1	0

# AND

ND(rs), NDM

For ND(rs): Op Code: 24s

Timing: 1.4

Operation:  $(A)_{\Lambda}(rs) \rightarrow A$ For NDM: Op Code: 247

Timing: 2.6

Operation: (A) ∧ (M)→A

This instruction is identical to AND IMMEDIATE with the exception of operand source.

7	6	5	4	3	2	1	0
	2		4			S	

s specifies the operand source.

#### OR IMMEDIATE

**OR** data

Op Code: 064 (vvv) Timing: 2.0

Operation: (A) V (P+1)→A

Forms the logical sum of the contents of the A Register and the value of the operand, and places the result in the A register.

7	6	5	4	3	2	1	0	7		0
T	0		6			4	:	0	PER	AND

1. Resets the Carry flip-flop upon completion.

2. The Zero, Sign and Parity flip-flops represent the status of the A register upon completion.

#### Sample Operation:

(A Reg)	0	0	0	0	1	1	1	1
(P+1)	0	1	1	0	0	1	1	0
(A Reg)	0	1	1	0	1	1	1	1

OR For OR(rs): Op Code: 26s

Timing: 1.4

Operation: (A) V (rs)→A For ORM: Op Code: 267

Timing: 2.6

Operation: (A) V (M)→A

This instruction is identical to OR IMMEDIATE with the exception of operand source.

7	6	5	4	3	2	1	0
1	2		6	1		S	

s specifies operand source.

# EXCLUSIVE OR IMMEDIATE

XR data

Op Code: 054 (vvv) Timing: 2.0 Operation: (A)→(P+1)→A

Forms the logical difference of the contents of the A register and the value of the operand, and places the result in the A register.

7	6	5	4	3	2	1	0	7	0
(	)		5		18	4		OPE	RAND

1. Resets the Carry tup-flop at completion.

2. The Zero, Sign and Parity flip-flops represent the status of the A register upon completion.

#### Sample operation:

### EXCLUSIVE OR

XR(rs), XRM

For XR(rs): Op Code: 25s Timing: 1.4 Operation: (A) + (rs)-For XRM: Op Code: 257 Timina: 2.6 

This instruction is identical to EXCLUSIVE OR IMMEDIATE with the exception of operand source.

7	6	5	4	3	2	1	0
	2	-	5			S	1

s specifies the operand source.

#### COMPARE IMMEDIATE

CP data

Op Code: 074 (vvv) Timing: 1.8

Operation: (A): (P+1)

Compares the contents of the A register with the value of the operand.

7	6	5	4	3	2	1	0	7	0
-	0		7			4		OPE	RAND

- 1. The flag flip-flops assume the same state as they would for a Subtract instruction.
- 2. The contents of the A register are unaffected.

#### COMPARE

CP(rs), CPM

For CP(rs): Op Code: 27s Timing: 1.2 Operation: (A):(rs) For CPM: Op Code: 277 Timing: 2.4

Operation: (A):(M)

This instruction is identical to COMPARE IMMEDIATE with the exception of operand source.

7	6	5	4	3	2	1	0
	2		7		6	S	

s specifies the operand sources

#### **UNCONDITIONAL JUMP**

JMP loc

Op Code: 104 (adr) Timing:2.8 Operation: (adr) --- P

An unconditional transfer of control. The second byte of the instruction represents the least significant portion of the jump address, while the third byte of the instruction represents the most significant portion.

	, moor organ	mount po	P+1	P+2
7 6	5 4 3	2 1 0	7 0	7 0
1	0	4	LSP	MSP
	Op Code		Add	dress

#### **JUMP IF CONDITION TRUE**

JT(cf) loc

Op Code: 1(c+4) 0 (adr) Timing: 2.8 if condition true 1.4 if condition false

Operation: If condition true, (adr) --- P

Examines the designated flip-flop. If set, transfers control to (adr). If reset, executes the next sequentially available in-

								F	1+1		P+2	•
7	6	5	4	3	2	1	0	7	0	7		0
1			:+4	4		0		L	SP		MSP	
-		Ор	C	ode					Add	ress	3	

- 1. c designates which flip-flop (condition) is to be tested.
- 2. The condition of the selected flip-flop is unchanged by

this instruction.

#### JUMP IF CONDITION FALSE

JF(cf) loc

Op Code: 1c0 (adr)

Timing: 2.8 if condition false

1.4 if condition true

Operation: if condition false, (adr) -- P

Examines the designated flip-flop. If reset, transfers control to (adr). If set, executes the next sequentially available in-

								·P	+1	P	+2
7	6	5	4	3	2	1	0	7	0	7	0
1			С			0		L	SP	N	ISP
		On	Co	ode					Addr	ress	

- 1. c designates which flip-flop (condition) is to be tested.
- 2. The condition of the selected flip-flop is unchanged by this instruction.

#### SUBROUTINE CALL

CALL loc

Op Code: 106 (adr) Timing: 2.8

Operation: P+3→ Stack, (adr) →P

Transfers the address of the next sequentially available instruction to the pushdown Stack, and transfers control to the address specified by the contents of the two memory locations immediately following the Op Code.

									P+1	L		P+2
7	6	5	4	3	2	1	0	7		0	7	0
	1		0			6			LSP			MSP
_		_	_	~	~	-	_					

Op Code Address The Stack is open-ended in operation. If it is overfilled, the deepest address will be lost.

#### SUBROUTINE CALL IF CONDITION TRUE CT(cf) loc

Op Code: 1(c+4)2 (adr)

Timing: 3.2 if condition true

1.6 if condition false

Operation: If condition true, P+3 - Stack, (adr) -Examines the designated flip-flop. If set, transfers the address of the next sequentially available instruction to the pushdown Stack, and transfers control to (adr). If reset, executes the next sequentially available instruction.

									1 71			-	_
7	6	5	4	3	2	1	0	7		0	7		0
	1		4			2			LSP		M	SP	
		~	~				100			-1-		13	

Op Code

Address

- 1. c designates which flip-flop (condition) is to be tested.
- 2. The condition of the selected flip-flop is unchanged by this instruction.
- 3. The Stack is open-ended in operation. If it is overfilled, the deepest address will be lost.

# SUBROUTINE CALL IF CONDITION FALSE CF(cf) loc

Op Code: 1c2 (adr)

Timing: 3.2 if condition false

1.6 if condition true

Operation: If condition false, P+3→ Stack, (adr) → P

Examines the designated flip-flop. If reset, transfers the ad-

dress of the next sequentially available instruction to the pushdown Stack, and transfers control to (adr). If set, executes the next sequentially available instruction.

		9.			_				P+1		Р	+2
7	6	5	4	3	2	1	0	7	1 1 1	0	7	0
1			С		-	2			LSP		М	SP
	(	QC	Co	de					A	ddr	ess	

- 1. c designates which flip-flop (condition) is to be tested.
- The condition of the selected flip-flop is unchanged by this instruction.
- The Stack is open-ended in operation. If it is overfilled, the deepest address will be lost.

#### SUBROUTINE RETURN

RET

Op Code: 007 Timing: 1.8

Operation: (Stack) →P

Transfers control to the address specified by the most recent entry into the pushdown Stack. Deletes the most recent entry from the Stack.

7	6	5	4	3	2	1	0
0			0			7	

The effect of attempting more RETURN instructions than the Stack is capable of handling is undefined.

### SUBROUTINE RETURN IF CONDITION TRUE RT(cf)

Op Code: 0 (c+4) 3

Timing: 2.0 if condition true

1.0 if condition false

Operation: If condition true, (Stack) -- P.

Examines the designated flip-flop. If set, transfers control to the address specified by the most recent entry into the pushdown Stack and deletes the most recent entry into the Stack. If reset, executes the next sequentially available instruction.

7	6	5	4	3	2	1	0
(	)	1	2+4	4		3	

- 1. c designates which flip-flop (condition) is to be tested.
- The condition of the selected flip-flop is unchanged by this instruction.
- The effect of attempting more RETURN instructions than the Stack is capable of handling is undefined.

#### SUBROUTINE RETURN IF CONDITION FALSE RF(cf)

Op Code: 0c3

Timing: 2.0 if condition false 1.0 if condition true

Operation: If condition false, (Stack) - P

Examines the designated flip-flop. If reset, transfers control to the address specified by the most recent entry into the pushdown Stack and deletes the most recent entry into the Stack. If set, executes the next sequentially available instruction.

7	6	5	4	3	2	1	0
(	)		C		:	3	

- 1. c designates which flip-flop (condition) is to be tested.
- The condition of the selected flip-flop is unchanged by this instruction.
- 3. The effect of attempting more RETURN instructions than the Stack is capable of handling is undefined.

#### SHIFT RIGHT CIRCULAR

SRC

Op Code: 012

Timing: 1.4

Operation: A(N) → A(N-1). A0 → A7. A0 → Carry

Shifts the contents of the A register right in a circular fashion. Shifts the least significant bit into the most significant bit position. Upon completion of the operation, the Carry flipflop is equal to the most significant bit.

7	6	5	4	3	2	1	0
(	)		1			2	

The Zero, Parity and Sign flip-flops are not affected by this instruction.

#### SHIFT LEFT CIRCULAR

SLC

Op Code: 002 Timing: 1.4

Operation:  $A(N-1) \longrightarrow A(N)$ . A7  $\longrightarrow$  A0 A7  $\longrightarrow$  Carry

Shifts the contents of the A register left in a circular fashion. Shifts the most significant bit into the least significant bit position. Upon completion of the operation, the Carry flipflop is equal to the least significant bit.

7	6	5	4	3	2	1	0
(	)		0			2	

The Zero, Parity and Sign flip-flops are not affected by this instruction.

# NO OPERATION

NOP

Op Code: 300 Timing: 1.2

Operation: P+1-→P

No operation is performed

7 6	5 4 3	2 1 0
3	0	0

The Zero, Parity and Sign flip-flops are not affected by this instruction.

#### HALT

HALT

Op Code: 000, 001, or 377 Timing: Execution stops

Operation: The processor halts

When the START button on the console is depressed, operation resumes at  $P\!+\!1$ .

If USER mode is set this instruction will cause a privileged instruction interrupt to occur.

POP

Op Code: 060 Timing: 2.2

Operation: (Stack)-+H,L

Transfers the most recent Stack entry into the H & L registers.

H=MSP, L=LSP

7	6	5	4	3	2	1	0
(			6			0	

PUSH

Op Code: 070 Timing: 1.8

Operation: H,L--- Stack

Transfers the contents of the H & L registers into the pushdown Stack, H=MSP, L=LSP.

7	6	5	4	3	2	1	0
(			7			0	

INPUT

Op Code: 101

Timing: 5.0

Operation: (I/O Bus)-A

Transfers the contents of the I/O Bus to the A register.

7 6	5 4 3	2 1 0
1	0	1

Priv. Note: If USER mode is set, this instruction will cause a privileged instruction interrupt to occur.

#### ENABLE INTERRUPTS

Op Code: 050

Timing: 1.4

Following the next instruction, El will allow the interrupts to occur until a DISABLE INTERRUPT instruction is executed.

7	6	5	4	3	2	1	0
-	2		5			0	

Priv. Note: If USER mode is set, this instruction will cause a privileged instruction interrupt to occur.

#### DISABLE INTERRUPTS

Op Code: 040 Timing: 1.4

Prevents interrupts from occurring until an ENABLE INTER-RUPT instruction is executed.

7	6	5	4	3	2	1	0
0			4		1	0	

Priv. Note: If USER mode is set, this instruction will cause a privileged instruction interrupt to occur.

#### SELECT ALPHA MODE

POP

PUSH

INPUT

FI

DI

ALPHA

Op Code: 030 Timing: 1.4

Selects the ALPHA MODE registers and control flip-flops.

7 6.	5 4 3	2 1 0
0	3	0

Priv. Note: If USER mode is set, this instruction will cause a privileged instruction interrupt to occur.

#### SELECT BETA MODE

BETA

Op Code: 020 Timing: 1.4

Selects the BETA MODE registers and control flip-flops.

7	6	5	4	3	2	1	0
(			2			0	

Priv. Note: If USER mode is set, this instruction will cause a privileged instruction interrupt to occur.

#### EXTERNAL COMMAND

EX (exp)

Op Code: 121 to 153

Timing: 9.2

Operation: Performs I/O control according to (exp)

These instructions perform the functions necessary for control of the I/O System and external devices. Many of these functions are specifically related to operation of particular devices. The device oriented commands for the Keyboard, CRT Display, and diskette drives are explained in the sections covering these devices.

1	7	6	5	4	3	2	1	0
Ī	0	1	Y	Y	¥	Y	¥	1

Priv. Note: If USER mode is set, this instruction will cause a privileged instruction interrupt to occur.

Table 5-1 is a list of the External Commands. For a detailed discussion of their use, reference should be made to Part 6 (Input/Output Operations) and to descriptions of the separate external devices. External Commands 155-177 are not listed, as they apply to systems with integral cassette units and are described in Part 4 (Cassette Tapes).



#### TABLE 5-1 EXTERNAL COMMANDS

#### EX (exp)

(exp)	CODE	COMMAND	DESCRIPTION	DEVICE ADDRESS
ADR	121	Address	Selects device specified by A register	ALL .
STATUS	123	Sense Status	Connects selected device status to input lines	
DATA	125	Sense Data	Connects selected device data to input lines	
WRITE	127	Write Strobe	Signals selected device that output data word is on output lines	
COM1	131	Command 1	Outputs a control function to selected device	
COM2	133	Command 2	Outputs a control function to selected device	
COM3	135	Command 3	Outputs a control function to selected device	
COM4	137	Command 4	Outputs a control function to selected device	ALL
_	141	(Unassigned)		
-	143	(Unassigned)		
_	145	(Unassigned)		
_	147	(Unassigned)		
BEEP	151	Веер	Activates tone producing mechanism	ALL
CLICK	153	Click	Activates audible click producing mechanism	ALL

L(rd)M (rp)

LM(rs) (rp)

# 5.8.4 Category 2 — Augmented Category 1 Instructions

#### LOAD REGISTER FROM MEMORY USING BC, DE, OR XA FOR THE ADDRESS

Op Code: rp 3d7 Timing: 3.4

Operation: (M)  $\longrightarrow$  (rp), d  $\leq$  7

Length: 2 bytes Example: LEM BC

Identical to the L(rd)M instruction et that the specified register pair, instead of HL, is used for the memory address.

#### LOAD MEMORY FROM REGISTER USING BC, DE, OR XA FOR THE ADDRESS

Op Code: rp 37s Timing: 3.4

Timing: 3.4 Operation: (rs) → M, s ≤6

Length: 2 bytes Example: LMB DE

Identical to the LM(rd) instruction except that the specified register pair, instead of HL, is used for the memory address.

# ARITHMETIC AND LOGICAL OPERATIONS TO OTHER THAN THE A REGISTER

Mnemonics: Examples:

(op)(rs) (r) ADAB adds A to B (op)M (r) ADMC adds (HL) to C (op)(r) (vvv) SUC 20 subtracts 20

(op)(r) (vvv) SUC 20 from C

SRC (r) SRCB shifts B right SLC (r) SLCD shifts D left

Op Codes: r 2ps, r 0p7, r 0p4, r 012, r 002

Timing: Add 1.0 to equivalent category 1 instruction timing

Length: Add 1 byte to the equivalent category 1 instruction

Identical to the equivalent category 1 arithmetic operations except that the specified register, instead of the A register is used.

### SHIFT RIGHT EXTENDED

SRE, SRE(r)

For SRE: Op Code: 032

Op Code: 032 Timing: 1.4

Length: 1 byte

For SRE(r): Op Code: r 032

Timing: 2.4

Operation:  $(r)N \longrightarrow (r)(N-1)$  Carry  $\longrightarrow (r)7.(r)0 \longrightarrow$  Carry

Length: 2 bytes

The register is shifted right one place with the left hand bit being replaced by the Carry and the Carry being replaced by the right-hand bit.

# I/O USING OTHER THAN THE

A REGISTER

IN(r), EX(rs) (exp)

For IN(r): Op Code: r 101

Timing: 6.0

Operation: (I/O Bus) → (r)

Length: 2 bytes

For EX (rs) (exp): Op Code: r 121, r 123, etc.

Timing: 10.2

Operation: Performs I/O control with specified register ac-

cording to (exp)

Length: 2 bytes

Identical to the 2200 I/O operations except that the specified

register, instead of the A register, is used.

Priv. Note: If USER mode is set, this instruction will cause a privileged instruction interrupt to occur.

#### PARITY CHECKING INPUT

PIN. PIN(r)

For PIN: Op Code: 103

Timing: 5.4

Length: 1 byte

For PIN (r): Op Code: r 103

Timing: 6.4

Length: 2 bytes

Identical to the INPUT instruction except that if the nine bits of the I/O Bus contain an even number of ones, an interrupt will occur.

Priv. Note: If USER mode is set, this instruction will cause a privileged instruction interrupt to occur.

#### PUSH USING BC, DE, OR XA

PUSH (rp)

Op Code: rp 070

Timing: 2.6

Operation: (rp) → Stack

Length: 2 bytes

Pushes the specified register pair onto the Stack.

#### **PUSH IMMEDIATE**

**PUSH loc** 

Op Code: 051 (adr)

Timing: 2.6

Operation: (adr)-- Stack

Length: 3 bytes

Pushes the contents of the operand onto the Stack.

## POP USING BC, DE, OR XA

POP(rp)

Op Code: rp 060 Timing: 3.0 used

Operation: (Stack) - (rp)

Length: 2 bytes

Pops the Stack into the specified register pair.

#### 5.8.5 Category 3 — Multi-byte (string) Operations

#### BLOCK TRANSFER OR BLOCK TRANSFER REVERSE

BT. BTR

For BT: Op Code: 021 Timing: 4.8+Ne3.2

+(Ne0.2) if B +0

-(0.8) if end check succeeds

N=number of steps done

Length: 1 byte

For BTR: Op Code: 111 021

Timing: 5.8+N•3.6

+(Ne0.2) if B +0

-(0.8) if end check succeeds.

N=number of steps done.

Length: 2 bytes

The Block Transfer instructions move the number of bytes specified in the C register from the field pointed to by HL to the field pointed to by DE while adding the contents of the A register to each byte transferred. BT causes the pointers to be incremented after each transfer while BTR causes the pointers to be decremented after each transfer. If the B register is not zero, the transfer will stop if a character which is equal to the 2's complement of the B register is stored in the destination field (stops after the matching character is moved).

Entry:

Exit:

HL=location of first source byte.

DE=location of first destination byte. C=number of bytes to move (C=1 to

255; 0 tor 256). B=2's complement of terminating

character if not 0.

A=8-bit value added to each byte as it is moved (for de-zoning and

zoning decimal numbers).

HL=location past last source byte. DE=location past last destination

byte.

A=entry value.

B=entry value.

C=zero or count before terminator

character found.

Condition flags are all altered.

Stack: Caution:

2 entries used,

Since BT and BTR instructions can

take up to 820 microseconds to execute, care must be exercised in their use if time critical interrupt driven programs

are to be simultaneously

executed.

# **BLOCK CONVERT**

BCV

Op Code: 062 021 Timing: 5.8+Ne4.8

+(Ne0.2) if B=0

-(0.8) if end check succeeds.

N=number of steps done

Length: 2 bytes

BLOCK CONVERT is a variation of BLOCK TRANSFER where the field pointed to by the DE registers is translated byte-by-byte using the translate table pointed to by the HL register pair

Entry:

Exit:

HL=location of the translate table (must not cross a page

boundary).

DE=location of the first byte to be

translated.

C=number of bytes to move B=2's complement of terminating

character if not 0. A=no entry value used.

HL=undefined

DE=location past last destination

A=LSB of last table position used for translation.

B=entry value.

C=zero or count before termination character found.

- Algorithm: 1. Get the byte pointed to by DE.
  - 2. Set A to the result of the byte added to L.
  - Get the byte pointed to by HA. This is the table's translated byte.
  - Store the translated byte where DE points
  - 5. Increment DE.
  - B is added to the translated byte.
  - 7. Stop if the Carry and Zero conditions are true - a match is found.
  - 8. Decrement the C register.
  - 9. Go to Step 1 if result is non-zero.

Stack:

2 entries used

Caution:

Since BCV instructions can take over 820 microseconds to execute, care must be taken in their use if time critical interrupt driven programs are to be simultaneously executed.

#### BINARY FIELD ADD WITH CARRY OR SUBTRACT WITH BORROW

BFAC, BFSB

For BFAC: Op Code: 011 Timing: 5.0 + Ce2.8 Length: 1 byte For BFSB: Op Code: 031 Timing: 5.0 + Ce2.8 Length: 1 byte

These instructions take the field pointed to by HL and either add it to or subtract it from the field pointed to by DE, leaving the result in the field pointed by DE. The fields may be 1 through 16 bytes in length.

Entry:

HL=location of right hand byte of the operand field. DE=location of right hand byte of the accumulator field C=the field width ( 1 through 16; 0 or 16 implies 16).

Carry=carry or borrow into the operation.

HL=location to left of the left hand Exit: byte of the operand field.

DE=location to left of the left hand byte of the Accumulator field.

C=indeterminate.

Carry=carry or borrow out of the operation (all the condition flags are altered).

Algorithm: 1. Load the implicit register from C.

2. Get the byte pointed to by HL.

- 3. Add it with carry or subtract it with borrow from the byte pointed to by DE and store the result where DE points. 4. Decrement HL and DE by one.
- 5. Decrement the implicit register
- by one. Go to step 2 if the implicit
- register is not now zero.

2 entries used Stack:

#### BLOCK COMPARE

BCP

Op Code: 041

Timing: 5.2 + N•2.6

-(0.8) if mismatch found. N=number if steps done.

Length: 1 byte

This instruction matches two strings of bytes from left to right until either a mismatch is found or the specified maximum number of bytes have been scanned.

Entry:

HL=location of left hand byte of the

subtracting field.

DE=location of left hand byte of the subtracted from field.

C=the maximum number of bytes to scan (1 thru 255; 0 implies 256). IF A MISMATCH WAS FOUND:

Exit:

HL=location after the last byte examined in the subtracting field

DE=location after the last byte examined in the subtracted from field.

C=entry value minus number of

bytes that matched

Condition flags all reflect the result of the subtract instruction that found the two bytes differing.

IF ALL BYTES MATCHED

HL=location after the last byte in the subtracting field

DE=location after the last byte in the subtracted from field

C=zero

Condition flags are all altered. (Zero condition being set true)

Get the byte pointed to by HL. Algorithm: 1.

- 2. Subtract it from the byte pointed to by DE.
- 3. Increment DE and HL

- 4. Exit if the Zero condition is false.
- 5. Decrement C.
- 6. Go to Step 1 if C is not equal to zero.
- 7. Exit with the Zero condition true.

2 entries used. Stack:

Caution: BCP can take up to 722 microseconds to execute.

#### DECIMAL FIELD ADD WITH CARRY

Op Code: 111 041

Timing: 6.4 + Ce4.4 If a carry occurred on every digit, +(K•0.2) is if no carries occurred (K is number of carry outs).

Length: 2 bytes.

This instruction takes the field of zoned BCD digits pointed to by HL and adds it to the field of zoned BCD digits pointed to by DE, leaving the result in the field pointed to by DE. The zone bits of the result field are set to the zone bits in the B register. The fields may be 1 through 16 bytes in length.

Entry:

Same as for the BFAC instruction except B=output zoning (right 4 bits must be 0; left 4 bits must be other than 0000).

Exit:

Same as for the BFAC instruction except A register is destroyed. B=entry value.

- Algorithm: 1. Load the implicit register from C.
  - 2. Get the byte pointed to by HL.
  - 3. Add it with carry to the byte pointed to by DE.
  - 4. Strip away the zone bits.
  - 5. Clear the Carry and go to step 7 if the result is less than 10.
  - 6. Subtract 10 from the result and set the Carry.
  - 7. Set the zoning bits.
  - 8. Store the result where DE points.
  - 9. Decrement HL and DE by one.
  - 10. Decrement the implicit register by one.
  - 11. Go to step 2 if the implicit register is not zero.

NOTE: The binary values for the zoned BCD digits with xxxx not equal to 0000 are as follows (the digits are not packed, i.e., only one digit per byte):

0:xxxx:0	5:xxxx0101
1:xxxx0001	6:xxxx0110
2:xxxx0010	7:xxxx0111
3:xxxx0011	8:xxxx1000
4:xxxx0100	9:xxxx1001

# DECIMAL FIELD SUBTRACT WITH BORROW

Op Code: 062 041

Timing: 6.4+ Co3.6 if a borrow occurred on every digit; +(K.O.4) for each borrow that occurred (K is number of carry outs).

Length: 1 byte

This instruction takes the field of zoned BCD digits pointed to

by HL and substracts it from the field of zoned BCD digits pointed to be DE, leaving the result in the field pointed to by DE. The zone bits of the two fields must be identical. The zone bits of the result field are set to the zone bits in the B register. The fields may be 1 through 16 bytes in length.

same as for the DFAC instruction. Entry: same as for the DFAC instruction. Exit:

Algorithm: 1. Load the implicit register from C. 2. Get the byte pointed to by HL.

- 3. Subtract it, with borrow, from the byte pointed to by DE.
- 4. Go to Step 6 and clear the Carry if the byte result is not negative.
- Add 10 to the result and set the Carry.
- Set the zone bits to those in the B register.
- 7. Store the result where DE points.
- 8. Decrement HL and DE by one.
- 9. Decrement the implicit register by one.
- 10. Go to Step 2 if the implicit register is not zero.

2 entries used. Stack:

#### BINARY FIELD SHIFT LEFT

BFSL

Op Code: 075 Timing: 3.8+C•2.2 Length: 1 byte

Exit:

This instruction shifts a field of bytes in memory left one bit position as if all of the bytes made up one continuous word.

HL=location of right-hand byte

of the field.

C=the field width (1 through 16;

0 or 16 implies 16).

Carry=bit shifted out on the left

HL=location left of the left-hand

byte of the field.

C=indeterminate.

A=indeterminate.

Carry=bit shifted out on the left. All other flags are indeterminate.

2 entries used. Stack:

# BINARY FIELD SHIFT RIGHT

RESR

Op Code: 111 075 Timing: 4.6 + C • 2.0 Length: 2 bytes

This instruction is similar to BFSL except the shift is in the opposite direction.

HL=location of left-hand byte Entry:

of the field.

C=the field width (1 through 16;

0 or 16 implies 16) Carry=bit shifted in on left.

HL=location right of the right-hand Exit:

byte of the field. C=indeterminate. A=indeterminate.

Carry=bit shifted out on the right. All other flags are indeterminate.

2 entries used. Stack:

#### MULTIPLE INPUT Op Code: 111 061

Timing: 3.0 + 8.4 per byte transferred

MIN

9. Re-fetch the instruction without

allowing interrupts.

Stack:

1 entry used.

Length: 2 bytes NOTE: To input a block of 256 bytes using the loop described

This instruction moves the number of bytes specified in the C register from a buffered input device to the field pointed to by L. The number of bytes moved is the number in the C register modulo 16. To make transferring up to 256 bytes easy yet interruptable, the full eight bit value of the C register is retained during loop counting and exit is made with the C register containing its entry value minus the number of bytes transferred, HL containing its entry value plus the number of bytes transferred, and the Zero condition code reflecting the eight bit result of the last decrementation of the C register. Thus the interruptable loop for transferring the number of bytes indicated by the eight bit value in the C register yet not inhibiting interrupts more than 155 microseconds would appear as follows:

LOOP	LA	DEVADE
	DI	
	EX	ADR
	EX	DATA
	EI	4.1
	MIN	
	JFZ	LOOP

Note that the device must be re-addressed for each execution of the MIN instruction if an interrupt could cause some other device to be addressed. The MIN instruction causes a parity checking input strobe to be executed every 8.4 microseconds. This execution operates without regard to any status bits of any kind. There is no existing 2200 system I/O device capable of using this instruction and it is included for use with 5500 system I/O devices with parity generation and faster buffers allowing them to be used as data rates equivalent to DMA channels. The MIN instruction has all of the advantages of a non-I/O device interrupting system (lower software overhead in high throughput situations, superior control over the occurrence of events allowing probability of correctness in the program logic and repeatability of event occurrence, and simpler hardware using lower speeds and noise filtered buses) and yet achieves DMA throughput rates.

Priv. Note: If USER mode is set, this instruction will cause a privileged instruction interrupt to occur.

Entry: HL=location of first destination byte C=number of bytes to move (this number is taken modulo 16 and if it is 0 modulo 16 then 16 bytes

will be moved).

Exit: HL=location of entry value plus number of bytes moved

C=entry value minus number of bytes moved

Algorithm: 1. Execute a parity checking INPUT.

- 2. Store the byte where HL points.
- 3. Increment HL.
- 4. Load the implicit register from C.
- 5. Decrement C using the ALU.
- 6. Decrement the implicit register.
- 7. Exit if the implicit register is zero.
- 8. Decrement the P-counter.

above would take 2550 microseconds if no interrupts occurred (an average of 10 microseconds per byte).

# MULTIPLE OUTPUT

MOUT

Op Code: 111 071

Timing: 3.0 + 8.8 per byte transferred

Length: 2 bytes

This instruction is similar to the MIN instruction except for timing and the direction of information flow. MOUT moves the number of bytes specified in the C register from the field pointed to by HL to a buffered output device. A byte is written using the EX WRITE strobe every 8.8 microseconds and interrupts can be inhibited for a maximum of 161 microseconds. As with MIN there is no existing 2200 system I/O device capable of being used with the MOUT instruction.

NOTE: To output a block of 256 bytes using a loop similar to the one described for MIN (a MOUT instruction would appear where a MIN instruction appears in the example) would take 2650 microseconds if no interrupts occurred (an average of 10.4 microseconds per byte).

Priv. Note: If USER mode is set, this instruction will cause a privileged instruction interrupt to occur.

#### 5.8.6 Category 4 — Processor State Save and Restore Instructions

#### STACK STORE

STKS

Op Code: 065 Timing: 1.6+C•2.4 Length: 1 byte

The STACK STORE instruction POPs a specified number of Stack entries and stores them (LSB followed by MSB) in the field pointed to by HL. Upon entry, HL points to the left-hand byte.

Entry:

Exit:

HL=first location in the storage area C=the number of entries to be POPPED and stored (1 through 16; 0 or 16 implies 16)

HL and C indeterminate Condition flags unchanged

# STACK LOAD

STKL

Op Code: 111 065 Timing: 4.4+C•2.2 Length: 2 bytes

The STACK LOAD instruction pushes onto the Stack the specified number of entries from the field pointed to by HL. Upon entry HL points to the right hand byte and the entries are loaded in reverse order to allow restoring the Stack from locations stored using the STKS instruction.

HL=last location in the storage area C=the number of entries to be PUSHED (1 through 16; 0 or 16

implies 16)

HL=indeterminate Exit:

C=indeterminate
Condition flags unchanged.

#### REGISTER STORE

REGS

Op Code: 055 Timing: 13.2 Length: 1 byte

The REGISTER STORE instruction stores all of the registers for the currently selected mode (ALPHA or BETA) in the field pointed to by the top entry of the Stack. This entry points to the right-hand byte of the field and the registers are stored in reverse order moving to the left. When the instruction terminates, the top entry of the Stack points to the left of the left-hand byte in the field. For example, if entry is made with the top entry of the Stack pointing to location 02007 (octal), the registers are stored as follows:

02000:A 02001:B 02002:C 02003:D 02004:E 02005:H 02006:L 02007:X

In the above example, the top entry of the Stack will be 01777 when the instruction terminates. The contents of neither the registers nor the condition flags for the given mode are altered by this instruction.

#### REGISTER LOAD

REGL

Op Code: 111 Of Timing: 12.2 Length: 2 bytes

The REGISTER LOAD instruction loads all of the registers for a given mode (ALPHA or BETA) from the field pointed to by HL. Upon entry, HL points to the right-hand byte of the field. The registers are loaded in reverse order moving to the left in the field. In this manner, the registers can be reloaded from values stored by the REGS instruction. In the example given for the REGS instruction, if the REGL instruction were entered with HL=02007, the registers shown would be loaded from the locations shown. The condition flags are not altered by this instruction.

#### CONDITION CODE SAVE

CCS, CCS(r)

Op Code: 042, r 042
Timing 2.4 if Zero true and Carry false;
2.6 if Zero and Carry true;
3.0 for other cases.
Add 1.0 if r specified.

Length: 1 byte or 2 bytes if r specified.

This instruction loads the register (r) with a value such that if the value is added to itself using the AD operation, the condition flags will all be restored to their state before the CCS instruction was executed. The logic equations for the value loaded into (r) are: A7 = Carry A6 = Sign

A5=A4=A3=A2=0

A1=Not Zero and Not Sign A0=Not Zero and Not Parity

This instruction does not alter the state of any of the condition flags. If (r) is not specified, the A register is used.

# 5.8.7 Category 5 — Address Manipulation Instructions

#### INCP INCREMENT REGISTER PAIR **Timing** Op Codes **Mnemonics** 2.8 INCP HL 015 INCP HL, 2 117 015 3.8 INCP HL,A 3.0 017 062 015 INCP BC 3.6 INCP BC,2 113 015 3.8 INCP BC,A 062 017 3.8 INCP DE 3.6 174 015 INCP DE,2 115 015 3.8 3.8 INCP DE,A 174 017 INCP XA 022 015 3.6 INCP XA,2 111 015 3.8 3.8 INCP XA,A 022 017

These instructions increment the indicated register pair by either one, two or the contents of the A register. The increment value is added to the LSP register and then the carry is added to the MSP register. The Carry Condition flag reflects the carry from the incrementation. The rest of the flags are indeterminate. The A register is not changed, except in the XA case.

#### DECREMENT REGISTER PAIR

DECP

Mnemonics	Op Codes	Timing
DECP HL	035	2.8
DECP HL.2	117 035	3.8
DECP HLA	037	3.0
DECP BC	062 035	3.6
DECP BC,2	113 035	3.8
DECP BC.A	062 037	3.8
DECP DE	174 035	3.6
DECP DE.2	115 035	3.8
DECP DE.A	174 037	3.8
DECP XA	022 035	3.6
DECP XA.2	111 035	3.8
DECP XA,A	022 037	3.8

These instructions decrement the indicated register pair by either one, two, or the contents of the A register. The decrement value is subtracted from the LSP register and then the borrow is subtracted from the MSP register. The Carry Condition flag relects the borrow from the decrementation. The rest of the flags are indeterminate. The A register is not changed, except in the case of XA.

#### DOUBLE LOAD

DL

Mnemonics	Op Codes	Timing
DL DE.HL	047	3.6
DL BC,HL	111 047	5.4

DL BC,BC	062	047	4.8
DL BC,DE	113	047	5.2
DL DE,BC	174	047	4.8
DL DE,DE	115	047	5.2
DL HL,BC	176	047	4.8
DL HL,DE	.117	047	5.2
DL HL,HL	057		3.6

These instructions load the register pair specified by the first operand from the memory location pointed to by the register pair specified by the second operand. The LSP register (C, E, or L) is loaded from the specified memory location and the MSP register (B,D, or H) is loaded from the next higher memory location. Note that indirect addressing can be accomplished by loading a register pair from the locations that the pair specify (DL HL,HL for example).

DOUBLE	STORE	DS

Mnemonics	Op Codes	Timing
DS DE.HL	027	3.6
DS BC.HL	111 027	5.4
DS BC.DE	113 027	5.2
DS DE.BC	174 027	4.8
DS HL.BC	176 027	4.8
DS HL.DE	117 027	5.2

These instructions store the register pair specified by the first operand into the memory locations pointed to by the register pair specified by the second operand. The LSP register (C,E, or L) is stored in the specified memory location and the MSP register (B,D or H) is stored in the next higher location.

#### PAGED LOAD PI

Mnemonics	Op Codes	Timing	
PL A,(loc)	105 LSP	3.0	
PL B,(loc)	114 LSP	3.0	
PL C,(loc)	124 LSP	3.0	
PL D,(loc)	134 LSP	3.0	
PL E,(loc)	144 LSP	3.0	
PL H,(loc)	154 LSP	3.0	
PL L,(loc)	164 LSP	3.0	

These instructions load the specified register from the memory location specified by the LSP given in the instruction and the X register.

#### PAGED STORE PS

		2.5	
Mnemonics	Op Codes	Timing	
PS A,(loc)	107 LSP	3.0	
PS B,(loc)	116 LSP	3.0	
PS C,(loc)	126 LSP	3.0	
PS D,(loc)	136 LSP	3.0	
PS E,(loc)	146 LSP	3.0	
PS H,(loc)	156 LSP	3.0	
PS L,(loc)	166 LSP	3.0	
	PS A,(loc) PS B,(loc) PS C,(loc) PS D,(loc) PS E,(loc) PS H,(loc)	PS A,(loc) 107 LSP PS B,(loc) 116 LSP PS C,(loc) 126 LSP PS D,(loc) 136 LSP PS E,(loc) 146 LSP PS H,(loc) 156 LSP	PS A,(loc) 107 LSP 3.0 PS B,(loc) 116 LSP 3.0 PS C,(loc) 126 LSP 3.0 PS D,(loc) 136 LSP 3.0 PS E,(loc) 146 LSP 3.0 PS H,(loc) 156 LSP 3.0

These instructions store the specified register in the memory location specified by the LSP given in the instruction and the MSP given in the X register.

#### DOUBLE PAGED LOAD

DPL

Mnemonics	Op Codes	Timing
DPL BC.(loc)	111 124 LSP	5.0
DPL DE.(loc)	113 144 LSP	5.0
DPL HL (loc)	115 164 LSP	5.0

These instructions load the specified register pair from the memory locations specified by the LSP given in the instruction and the MSP given in the X register. The C,E, or L register is loaded from the specified memory location and the B,D, or H register is loaded from the next higher location.

#### DOUBLE PAGED STORE

DPS

Mnemonics	Op Codes	Timing
DPS BC.(loc)	111 126 LSP	5.0
DPS DE,(loc)	113 146 LSP	5.0
DPS HL.(loc)	115 166 LSP	5.0

These instructions store the specified register pair in the locations specified by the LSP given in the instruction and the MSP given in the X register. The C, E or L register is stored in the specified location and the B, D or H register is stored in the next higher location.

### INCREMENT AND DECREMENT INDEX INCI, DECI

Mnemonics	Op Codes		Timing
INCI (disp), (index)	005 LSP(i)		7.4
DECI (disp), (index)	025 LSP(i)		7.6
INCI*(disp), (index)	111 005 LSP	MSP(i)	9.4
DECI*(disp),(index)	111 025 LSP	MSP(i)	9.6

The processor has a construct called an index which is a 16-bit value kept in memory. The concept is similar to index registers except that all the values are kept in the page of memory pointed to by the X register. The index is specified by a single byte in the instructions (shown as (i) above) which points to the memory location containing the LSP of the index value, the MSP being in the next higher memory location ((i) specifies the LSP of the index address while the X register specifies the MSP of the index address). The instruction also contains a displacement (shown as (disp) above) that is either one or two bytes in length (depending upon the op code). These instructions either increment or decrement the value of the index by the displacement. The Carry condition flag reflects the carry or borrow from the incrementation or decrementation. The rest of the condition flags are indeterminate.

#### Stack: 1 entry used

#### LOAD FROM INDEX INCREMENTED OR DE-CREMENTED LFII, LFID

Mnemonics	Op Codes	Timing
LFII BC,(disp), (index)	062 005 LSP(i)	7.4
LFID BC,(disp),(index)	062 025 LSP(i)	7.6
LFII BC,*(disp),(index)	113 005 LSP MSP(i)	8.4
LFID BC,*(disp),(index)	113 025 LSP MSP(i)	8.6
LFII DE.(disp).(index)	174 005 LSP(i)	7.4
LFID DE,(disp),(index)	174 025 LSP(i)	7.6

LFII DE,*(disp),(index)	115 005 LSP MSP(i)	8.4
LFID DE,*(disp),(index)	115 025 LSP MSP(i)	8.6
LFII HL,(disp),(index)	176 005 LSP(i)	7.4
LFID HL,(disp),(index)	176 025 ISP(i)	7.6
LFII HL,*(disp),(index)	117 005 LSP MSP(i)	8.4
LFID HL,*(disp),(index)	117 025 LSP MSP(i)	8.6

These instructions are similar to the INCI and DECI instructions except that they load the specified pair of registers with the result of adding or subtracting the displacement to or from the index value of the index. The condition flags are similarly affected.

Stack: 1 entry used.

# 5.8.8 Category 6 - Operating System Control

# BASE REGISTER LOAD

BRL, BRL(r)

Op Code: 072, r 072

Timing: 1.2 or 2.2 if r specified. Length: 1 or 2 if r specified

This instruction loads the base register from the specified register. Note that the base register cannot be saved. For this reason, loading the base register will normally be a monitor function, allowing the monitor to keep within itself the value of the base register for user state storage purposes. This instruction will cause a privileged instruction interrupt if the USER mode flag is set. If (r) is not specified, the A register is used.

#### NOP JUMP

NOJ loc

Op Code: 045 Timing: 1.4 Length: 3 bytes.

This instruction increments the P-counter twice. It is useful for overstoring jump instructions which might be executed while being overstored. The procedure to overstore a jump instruction would be to first overstore the op code with an 045 (NOP JUMP) and then update the address portion. Then the op code could be overstored with the appropriate jump instruction. The primary use of this instruction is for overstoring the interrupt vector jump instructions for the interrupts which cannot be disabled (such as MEMORY PAR-ITY FAULT) and which might happen while the jump is being overstored.

#### SYSTEM CALL

SC

Op Code: 067 Timing: 1.8

This instruction causes the USER mode flag to be cleared, the last entry in the sector table to be set to the last 4K section of physical memory space with access protection, and a CALL to be performed to location 0167452 (in the ROM). This is the mechanism via which the user would communicate with an operating system that used the USER mode.

#### **USER RETURN**

UR

Op Code: 111 102 Timing: 2.0

This instruction is identical to the RETURN instruction (op code 007) except that additionally the USER mode flag is set.

#### SECTOR TABLE LOAD

Op Code: 077-Timing: 3.2+C•1.8 Length: 1 byte

This instruction loads up to the first 15 entries in the sector table. This table contains six bits for each entry. The right hand two bits are not used and should always be set to zero. Bit 2 is set for access enable. Bit 3 is set for write enable. The left-hand four bits are used to map that entry into a particular 4K section of physical memory space. This instruction will cause a privileged instruction interrupt if the USER mode flag is set.

Entry:

HL=location of first byte in table

of up to 15 to load.

C=number of entries to load (0 to 15).

No registers or conditions changed. Exit:

1 entry used. Stack:

#### BREAKPOINT

BP

Op Code: 052 Timing: 2.2

This instruction is similar to a SYSTEM CALL (SC) instruction except the call is performed to location 0167460 of system RAM. This will cause entry into the system DEBUG routine if the location is not changed.

# ENABLE INTERRUPTS AND JUMP

EJMP

Op Code: 111 050 Timing: 4.4 Length: 4 bytes

This instruction is identical to the ENABLE INTERRUPTS (EI) instruction except that additionally a jump is performed to the (LSP, MSP) address.

# ENABLE INTERRUPTS AND RETURN

SUR

Op Code: 062 050 Timing: 3.8

Length: 2 bytes

This instruction is identical to the combination of the ENA-BLE INTERRUPTS, Set USER Mode Flag and RETURN instructions.

ERU

ภาคผนวก ข

# CONFIGURATION OPTIONS MODE

8200 Terminal has provisions to establish These options twenty terminal configuration options. keyed into the terminal ROM memory. The terminal will always power up in a configuration determined by these options. the options can be temporarily changed during Some of on the next power up, terminal operation; however, terminal configuration will revert to the options stored in The contiguration option mode can the terminal ROM memory. be accessed only when the terminal is OFF LINE. Control sequences to select the options are given in Paragraph 3.11. All control sequences are made through the keyboard. available options are as tollows:

- a. Display brightness
- b. Double key
- c. Transmit baud rate select
- d. Receive baud rate select
- e. Parity select
- t. Control key
- g. Upper case character set only
- h. Print additional characters
- i. Line feed and carriage return after printing character "80"
- j. Auto roll up with bottom line feed
- k. Roll down
- 1. Cursor increment with delete character
- m. Cursor off
- n. Bell on printing character "64"
- o. Local display (half duplex)
- p. Local erase
- q. Transmit erase
- r. Local home
- s. Transmit home
- t. Local break

After the terminal has entered, the configuration mode, the configuration mode display will appear on the terminal A message describing screen. each option displayed, along with the current setting of the option. Baud rate information is displayed in its numeric value i.e., if the receive baud rate is set at 9600 baud, the display will show 'RX BAUD 9600'. Parity option information will be displayed with the word 'PARITY' followed by a 'l' for one parity, a 'O' for zero parity, an 'E' for even parity, or an 'O' for odd parity. The remaining options are displayed with a brief message followed by a 'Y' or an 'N' depending on whether the option is enabled or not. If an option is to be skipped, depressing the ENTER key will cause the cursor to skip to the next option. Each of the configuration options are discussed below. Keyboard codes for each option are given in parenthesis after the option name. The first word(s) in capitol letters in each explanation shows the way the option is displayed on the terminal screen.

# a. Display Brightness (No select code)

This option (not displayed on terminal screen), allows the display brightness to be set at one of sixteen brightness levels. To adjust the brightness, hold the CTRL key down repeatedly depress the blank key either above or below the CTRL key. When the configuration mode is terminated, the existing brightness level will be stored in the terminal EAROM memory. This option can be overridden during ON LINE terminal operation, but on the next terminal power up, the brightness will revert that selected by this display brightness option.

## b. Double Key (Y, N)

DBL KEY causes the Fl and F5 keys to have the same function as their adjacent control keys (NEW LINE and INT). This option may be changed by down line load.

- Y This code causes the Fl and F5 keys to have the same function as the NEW LINE and INT keys respectively.
- N This code causes the F1 and F5 keys to have their standard or normal functions as assigned by the code chart (Table 3-7), as in the PROM option, or as down line loaded.

# c. Baud Rate Select

TX BAUD and RX BAUD allows the transmit and receive baud rates to be set at one of fourteen values. The baud rates are set by keying in the decimal numbers for each desired baud rate. Baud rates may be set from 50 baud to 9600 baud. This option can not be changed by down line load.

# d. Parity Select (E, U, 1, Ø)

PARITY permits selection of the type of parity bit to be appended to the seven bits of data transmitted to the host computer. The terminal ignores the parity bit on receive data. Parity options are as follows:

- 1) E even parity
- 2) 0 odd parity
- 3) 1 "1" parity
- 4) Ø "0" parity

# e. Control Key (Y, N)

CTRL KEY provides the capability to generate all the ASCII control characters for transmission to the host processor as system's key codes.

- 1) Y This code alters the system's key code (changes 6th and 7th bits to 0) transmitted to the host processor for any alphanumeric key (excludes other control keys) that is depressed while the CTRL key is held down. Other functions of the CTRL key will not change.
- N This code allows the CTRL key to be used in the OFF LINE mode or to enter or exit from it.

# f. Upper Case Character Set Only (Y, N)

UP CASE permits transmission of standard upper case/lower case or upper case characters only.

1) Y - This code causes the terminal to substitute upper case key codes for lower case key codes before transmitting to the host processor. Only the twenty-six alphabetic codes are changed. Display data from the host processor is not effected.

- 2) N This code causes the terminal to transmit the standard upper case/lower case character set to the host processor.
- g. Print Additional Characters (Y, N)

PRINT ALL provides the means to increase the number of displayable characters.

- 1) Y This code allows the terminal to display ASCII characters below octal 040 it they have been defined in option PROM or have been down line loaded in a special character set.
- 2) N This code causes the terminal to ignore all ASCII characters received from the host processor below octal 040 except the control characters.
- h. Line Feed and Carriage Return After Printing Character "80" (Y, N)

AUTO CR/LF provides the means to control the display action when the 81st character of a line is received. When the 80th character is received, the cursor will remain at that position and be displayed alternately with the character.

- Y This code causes the terminal to move the cursor to the first character position on the next line after displaying a character in the 80th position of a line. After displaying a character in the 80th position of the 24th line, the cursor will the first position of the 24th move to Additional characters will then overwrite the characters on the 24th line. However, if the Auto Roll Up with bottom line feed option has also been selected, then displaying a character in the 80th position of the 24th line will cause the screen to be rolled up one line and the cursor to be positioned at the first cnaracter position of the 24th line.
- 2) N This code inactivates line feed and carriage return. When an 81st character (or more) is received without an intervening control character to move the cursor, the last character received is displayed in the 80th position. Characters

previously displayed in the 80th position are lost. Characters in positions 1 through 79 are not disturbed.

i. Auto Roll Up with Bottom Line Feed (Y, N)

AUTO ROLL allows the displayed data to move up when the cursor is on the 24th line and a LINE FEED control character is received.

- 1) Y This code causes the display to move up one line leaving the 24th line blank if the cursor is on the 24th line and a LINE FEED control character has been received. The data previously displayed on line one is lost.
- 2) N This code causes the terminal to ignore the LINE FEED control character while the cursor is on the 24th line.
- j. Roll Down (Y, N)

ROLL DN allows the displayed data to be moved down leaving line one blank.

- 1) Y This code causes the display to move down one line leaving the first line blank if a ROLL DOWN control character is received. Data previously displayed on line twenty-four is lost. The cursor position is not effected.
- 2) N This code causes the terminal to ignore the ROLL DOWN control character.
- k. Cursor Increment with Delete Character (Y, N)

PRINT DEL allows a selection of alternate controls over the cursor movement when it receives a delete character.

- Y This code causes the terminal to display the delete symbol and move the cursor to the next character position when a DEL character is received.
- 2) N This code causes the cursor to remain in it's present position when the DEL character is received.

# 1. Cursor Off (Y, N)

CURS OFF allows the host processor to turn the cursor on or off.

- Y This code causes the terminal to respond to CURSUR ON and CURSUR OFF control characters. Cursor position is not effected by these control characters.
- 2) N This code causes the terminal to ignore the CURSOR ON and CURSOR Off control characters. The cursor will always be displayed.
- m. Bell On Printing Character "64" (Y, N)

BELL allows a selection of alternate controls over sounding the bell.

- 1) Y This code causes the terminal to sound the bell whenever a character is displayed in the 64th character position of any display line and sound the bell when the BELL control character is received from the host processor.
- 2) N This code causes the terminal to sound the bell when the BELL control character is received from the host processor.

# n. Local Display (Y, N)

LOC DISP is the same as half duplex operation. This option allows a selection of half or full duplex operation. This option should be selection only when the host processor is not echoing characters back to the terminal.

- Y This code causes the terminal to display displayable characters that are transmitted to the host processor. The terminal will continue to display characters received.
- 2) N This code causes the terminal to display only those displayable characters that are received from the host processor.



# o. Local Erase (Y, N)

LOC ERASE provides a means for the operator to initiate the EEOr (erase to end of frame) function which causes the screen to be erased from the current cursor position to the last character of the last line.

- 1) Y This code causes the terminal to erase the screen from the current cursor position to the last character of the last line whenever the operator 'depresses the designated ERASE key (blank key betwemn the INT and CTRL keys). An EEOF system key code is not transmitted to the host processor. Characters received while the erase function is in process will be buffered and no data will be lost.
- 2) N This code permits the terminal to respond only to an EEOF character received from the host processor.

# p. Transmit Erase (Y, N)

TX ERASE provides a means for the operator to initiate an EEUr (erase to end of frame) system key code to the host processor.

- 1) Y This code causes the terminal to generate an EEOF system key code and transmit it to the host processor whenever the operator depresses the designated ERASE key (blank key between the INT and CTRL keys).
- N This code negates the Transmit Erase function.

# q. Local Home (Y, N)

LOC HOME permits the operator to move the cursor to the "home up" position (first character of first line).

1) Y - This code allows the cursor to be moved to the home up position whenever the designated HOME key (blank key between CTRL and NEW LINE keys), is depressed. No system key code is transmitted to the host processor.

2) N - This code causes the terminal to respond only to the HUME UP character received from the host processor.

## r. Transmit Home (Y, N)

TX HOME provides a means for the operator to transmit a HOME UP system key code to the host processor.

- 1) Y This code causes the terminal to generate a HOME UP system key code and transmit it to the host processor whenever the operator depresses the designated HOME key (blank key between the CTRL and the NEW LINE keys).
- N This code negates the Transmit Home function.

# s. Local Break (Y, N)

BREAK provides a means to generate a "break" condition at the terminal. A break occurs when the "transmit data line" in the I/O connector goes to the spacing condition (positive voltage, data bits all zero) for a period of time longer than the normal character time. This condition is sometimes used as a means of signalling between devices that communicate serially.

- 1) Y This code causes the terminal to generate a break condition whenever the BREAK key (F3) is depressed. The duration of the break condition is independent of the length of time that the BREAK key is depressed.
- 2) N This code causes the terminal to take no local action when the BREAK key (F3) is depressed. However, the terminal will transmit the F3 key currently assigned system key code to the host processor.

the state of the s

OFF LINE

VER 1.1

RX BAUD 9600 TX BAUD 9600 PARITY E DBL KEY Y UP CASE N BREAK N LOC ERASE N TX ERASE N LOC HOME N TX HOME N LOC DISP N CTRL KEY N AUTO ROLL N AUTO CR/LF N ROLL DN N PRINT ALL N PRINT DEL N CURS OFF Y BELL N

Configuration Option Mode Sample Display

ภาคผนวก ค





能

# 8080A/8080A-1/8080A-2 8-BIT N-CHANNEL MICROPROCESSOR

The 8080A is functionally and electrically compatible with the Intel® 8080.


- **TTL Drive Capability**
- 2  $\mu$ s (  $-1:1.3~\mu$ s,  $-2:1.5~\mu$ s) Instruction Cycle
- Powerful Problem Solving Instruction Set
- 6 General Purpose Registers and an Accumulator
- 16-Bit Program Counter for Directly Addressing up to 64K Bytes of Memory
- 16-Bit Stack Pointer and Stack
   Manipulation Instructions for Rapid
   Switching of the Program Environment
- Decimal, Binary, and Double Precision Arithmetic
- Ability to Provide Priority Vectored Interrupts
- 512 Directly Addressed I/O Ports

The Intel® 8080A is a complete 8-bit parallel central processing unit (CPU). It is fabricated on a single LSI chip using Intel's n-channel silicon gate MOS process. This offers the user a high performance solution to control and processing applications.

The 8080A contains 6 8-bit general purpose working registers and an accumulator. The 6 general purpose registers may be addressed individually or in pairs providing both single and double precision operators. Arithmetic and logical instructions set or reset 4 testable flags. A fifth flag provides decimal arithmetic operation.

The 8080A has an external stack feature wherein any portion of memory may be used as a last in/first out stack to store/retrieve the contents of the accumulator, flags, program counter, and all of the 6 general purpose registers. The 16-bit stack pointer controls the addressing of this external stack. This stack gives the 8080A the ability to easily handle multiple level priority interrupts by rapidly storing and restoring processor status. It also provides almost unlimited subroutine nesting.

This microprocessor has been designed to simplify systems design. Separate 16-line address and 8-line bidirectional data busses are used to facilitate easy interface to memory and I/O. Signals to control the interface to memory and I/O are provided directly by the 8080A. Ultimate control of the address and data busses resides with the HOLD signal. It provides the ability to suspend processor operation and force the address and data busses into a high impedance state. This permits OR-tying these busses with other controlling devices for (DMA) direct memory access or multiprocessor operation.



#### PIN DESCRIPTION

The following describes the function of all of the 8080A I/O pins. Several of the descriptions refer to internal timing periods.

#### A<sub>15</sub>.A<sub>0</sub> (output three-state)

ADDRESS BUS; the address bus provides the address to memory (up to 64K 8-bit words) or denotes the I/O device number for up to 256 input and 256 output devices.  $A_0$  is the least significant address bit.

#### D7-D0 (input/output three-state)

DATA BUS; the data bus provides bi-directional communication between the CPU, memory, and I/O devices for instructions and data transfers. Also, during the first clock cycle of each machine cycle, the 8080A outputs a status word on the data bus that describes the current machine cycle, D<sub>0</sub> is the least significant bit.

#### SYNC (output)

SYNCHRONIZING SIGNAL; the SYNC pin provides a signal to indicate the beginning of each machine cycle.

#### **DBIN** (output)

DATA BUS IN; the DBIN signal indicates to external circuits that the data bus is in the input mode. This signal should be used to enable the gating of data onto the 8080A data bus from memory or I/O.

## READY (input)

READY; the READY signal indicates to the 8080A that valid memory or input data is available on the 8080A data bus. This signal is used to synchronize the CPU with slower memory or I/O devices. If after sending an address out the 8080A does not receive a READY input, the 8080A will enter a WAIT state for as long as the READY line is low. READY can also be used to single step the CPU.

#### WAIT (output)

WAIT; the WAIT signal acknowledges that the CPU is in a WAIT state.

#### WR (output)

WRITE; the  $\overline{WR}$  signal is used for memory WRITE or I/O output control. The data on the data bus is stable while the  $\overline{WR}$  signal is active low ( $\overline{WR}=0$ ).

#### **HOLD** (input)

HOLD; the HOLD signal requests the CPU to enter the HOLD state. The HOLD state allows an external device to gain control of the 8080A address and data bus as soon as the 8080A has completed its use of these buses for the current machine cycle. It is recognized under the following conditions:

- the CPU is in the HALT state.
- the CPU is in the T2 or TW state and the READY signal is active.
   As a result of entering the HOLD state the CPU ADDRESS BUS (A<sub>15</sub>-A<sub>0</sub>) and DATA BUS (D<sub>7</sub>-D<sub>0</sub>) will be in their high impedance state. The CPU acknowledges its state with the HOLD ACKNOWLEDGE (HLDA) pin.

### HLDA (output)

HOLD ACKNOWLEDGE, the HLDA signal appears in response to the HOLD signal and indicates that the data and address bus




Figure 1. Pin Configuration

will go to the high impedance state. The HLDA signal begins a

- T3 for READ memory or input.
- The Clock Period following T3 for WRITE memory or 00.
   PUT operation.

In either case, the HLDA signal appears after the rising edge of and high impedance occurs after the rising edge of  $\phi_2$ .

### INTE (output)

INTERRUPT ENABLE; indicates the content of the internal interrupt enable flip/flop. This flip/flop may be set or reset by the sable and Disable Interrupt instructions and inhibits interrupt from being accepted by the CPU when it is reset. It is an matically reset (disabling further interrupts) at time T1 of the struction fetch cycle (M1) when an interrupt is accepted and also reset by the RESET signal.

#### INT (input)

INTERRUPT REQUEST; the CPU recognizes an interrupt quest on this line at the end of the current instruction or wh halted. If the CPU is in the HOLD state or if the Interrupt End flip/flop is reset it will not honor the request

### RESET (input) [1]

RESET, while the RESET signal is activated, the content of the program counter is cleared. After RESET, the program will state at location 0 in memory. The INTE and HLDA flip/flops are preset. Note that the flags, accumulator, stack pointer, and region are not cleared.

## Vss Ground Reference.

VDD \*12 5 Volts

Vcc +5 = 5% Volts.

VBB -5 :5% Volts (substrate bias)

01. 02 2 externally supplied clock phases (non TTL compatition

# **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias	. 0°C to +70°C
Storage Temperature	-65°C to +150°C
All Input or Output Voltages	
With Respect to VBB	-0.3V to +20V
VCC, VDD and VSS With Respect to VBB	-0.3V to +20V
Power Dissination	1 5W

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### D.C. CHARACTERISTICS


 $T_{A}$  = 0°C to 70°C,  $V_{DD}$  = +12V ± 5%,  $V_{CC}$  = +5V ± 5%,  $V_{BB}$  = -5V ± 5%,  $V_{SS}$  = 0V, Unless Otherwise Noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Condition
VILC	Clock Input Low Voltage	V <sub>SS</sub> -1		V <sub>SS</sub> +0.8	V	
VIHC	Clock Input High Voltage	9.0		V <sub>DD</sub> +1	V	
VIL	Input Low Voltage	V <sub>SS</sub> -1		V <sub>SS</sub> +0.8	٧	
V <sub>IH</sub>	Input High Voltage	3.3		V <sub>CC</sub> +1	V	
VOL	Output Low Voltage			0.45	٧	IOL = 1.9mA on all outputs,
V <sub>OH</sub>	Output High Voltage	3.7			٧	$I_{OH} = -150 \mu A.$
IDD (AV)	Avg. Power Supply Current (VDD)		40	70	mA	
CC (AV)	Avg. Power Supply Current (V <sub>CC</sub> )		60	80	mA	Operation Toy = .48 µsec
BB (AV)	Avg. Power Supply Current (VBB)		.01	1	mA	] (()
I <sub>IL</sub>	Input Leakage			±10	μΑ	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
ICL	Clock Leakage			±10	μА	V <sub>SS</sub> € V <sub>CLOCK</sub> € V <sub>DD</sub>
I <sub>DL</sub> [2]	Data Bus Leakage in Input Mode			-100 -2.0	μA mA	$V_{SS} \le V_{IN} \le V_{SS} + 0.8V$ $V_{SS} + 0.8V \le V_{IN} \le V_{CC}$
IFL	Address and Data Bus Leakage During HOLD			+10	μΑ,	VADDR/DATA = Vcc VADDR/DATA = Vss + 0.45\

# CAPACITANCE

 $T_A = 25^{\circ}C$   $V_{CC} = V_{DD} = V_{SS} = 0V, V_{BB} = -5V$ 

Symbol	Parameter	Тур.	Max.	Unit	Test Condition
Co	Clock Capacitance	17	25	pf	f <sub>c</sub> = 1 MHz
CIN	Input Capacitance	6	10	pf	Unmeasured Pins
Cout	Output Capacitance	10	20	pf	Returned to V <sub>SS</sub>



2. When DBIN is high and  $V_{\mbox{\scriptsize IN}} > V_{\mbox{\scriptsize IH}}$  an internal active pull up will

be switched onto the Data Bus 3.  $\Delta I$  supply /  $\Delta T_A = -0.45\%$  C.




Figure 2. Typical Supply Current vs. Temperature, Normalized<sup>[3]</sup>




Figure 3. Data Bus Characteristic During DBIN

## INSTRUCTION SET

The accumulator group instructions include arithmetic and logical operators with direct, indirect, and immediate addressing modes:

Move, load, and store instruction groups provide the ability to move either 8 or 16 bits of data between memory, the six working registers and the accumulator using direct, indirect, and immediate addressing modes.

The ability to branch to different portions of the program is provided with jump, jump conditional, and computed jumps. Also the ability to call to and return from subroutines is provided both conditionally and unconditionally. The RESTART (or single byte call instruction) is useful for interrupt vector operation.

Double precision operators such as stack manipulation and double add instructions extend both the arithmetic and interrupt handling capability of the 8080A. The ability to

increment and decrement memory, the six general registers and the accumulator is provided as well as extended increment and decrement instructions to operate on the register pairs and stack pointer. Further capability is provided by the ability to rotate the accumulator left or right through or around the carry bit.

Input and output may be accomplished using memory addresses as I/O ports or the directly addressed I/O provided for in the 8080A instruction set.

The following special instruction group completes the 8080A instruction set: the NOP instruction, HALT to stop processor execution and the DAA instructions provide decimal arithmetic capability. STC allows the carry flag to be directly set, and the CMC instruction allows it to be complemented. CMA complements the contents of the accumulator and XCHG exchanges the contents of two 16-bit register pairs directly.

#### Data and Instruction Formats

Data in the 8080A is stored in the form of 8-bit binary integers. All data transfers to the system data bus will be in the same format.

The program instructions may be one, two, or three bytes in length. Multiple byte instructions must be stored in successive words in program memory. The instruction formats then depend on the particular operation executed.

One Byte Instructions

D7 D6 D5 D4 D3 D2 D1 D0 OP CODE

TYPICAL INSTRUCTIONS

Register to register, memory reference, arithmetic or logical, rotate, return, push, pop, enable or disable Interrupt instructions

Two Byte Instructions

D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub> OP CODE

D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub> OPERAND

Immediate mode or 1/O instructions

Three Byte Instructions

D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub> OP CODE

D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub> LOW ADDRESS OR OPERAND 1

D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub> HIGH ADDRESS OR OPERAND 2

Jump, call or direct load and store instructions

For the 8080A a logic "1" is defined as a high level and a logic "0" is defined as a low level.

# 8080 INSTRUCTION SET

Summary of Processor Instructions

		n		stru						lock[2]	Mnemonic	Description	07 0	6	5 D	4 D	3 02	0,	80	Cyt	cles
Anemonic	Description	07	16	<b>U</b> 5	14	u3	u?	ווו	no r	ycles	milemonic	poot, ipiion		•		18	-				
MOVE. LOAD.	AND STORE								_	47		t as assituadd	1	1	1	0	0	0	1	)	10
MOVr1.r2	Move-register to register	0	1	D	D	D	S	-	S	5	JP0	Jump on parity odd	1	1	1	0	-			1	5
n,M VON	Move register to memory	0	1	1	1	0	S	S	S	7	PCHL	H & L to program counter		,	,	U					
MOV r.M	Move memory to register	0	1	D	D	D	1	1	0	7		Courie									
MVI r	Move immediate register	0	0	D	D	D	1	1	0	7	CALL								•	1	17
MVI M	Move immediate memory	0	0	1	1	0	1	1	0	10	CALL	Call unconditional	1	1	0	0	1		-		11, 17
LXIB	Load immediate register	0	0	0	0	0	0	0	1	10	CC	Call on carry	1	1	0	1	1	1			11:17
	Pair B & C										CNC	Call on no carry	- 1	1	0	1	0	1			11. 17
LXFD	Load immediate register	0	0	0	1	0	0	0	1	10	CZ	Call on zero	1	1	0	0	1	1		-	
LAPU	Pair D & E										CNZ	Call on no zero	1	1	0	0	0	1		-	11. 17
LXIH	Load immediate register	0	0	1	0	0	0	0	1	10	CP	Call on positive	1	1	1	1	0	1		•	11 17
	Pair H & L										CM	Call on minus	1	1	1	1	1	1	0		11 17
STAX B	Store A indirect	0	0	0	0	0	0	1	0	7	CPE	Call on parity even	1	1	1	0	1	1	0	0	11/17
STAX D	Store A indirect	0	0	0	1	0	0	1	0	7	CP0	Call on parity odd	1	1	1	0	0	1	G	0	11/17
LDAX B	Load A indirect	. 0	0	0	0	1	0	1	0	7	RETURN										
LDAX D	Load A indirect	0	0	0	1	1	0	1	0	7	RET	Return	1	1	0	0	1	0	0	1	10
STA	Store A direct	0	0	1	1	C	0	1	0	13	RC	Return on carry	1	1	0	1	1	0	C	0	5/11
LDA	Load A direct	0	0	1	1	1	0	1	0	13	RNC	Return on no carry	1	1	0	1	0	0	0	0	5.11
SHLD	Store H & L direct	C	0	1	0	0	0	1	0	16	RZ	Return on zero	1	1	0	0	1	0	0	0	5'11
LHLD	Load H & L direct	0	0	1	.0	1	0	1	0	16	RNZ	Return on no zero	1	- 1	0	0	0	0	0	0	5/11
XCHG	Exchange D & E H & L	1	1	1	0	1	0	1	1	4	. RP	Return on positive	1	1	1	1	0	0	0	0	5:1
	Registers										RM	Return on minus	1	1	1	1	- ;	0	0	Ü	5.1
STACK OPS											RPE	Return on parity even	1	1	1	0	1	0	C	0	5 1
	D. ab assets: Day D. F.	1	1	0	0	0	1	0	1	11	RPO .	Return on parity odd	- 1	1	1	0	0	0	C	0	5 1
PUSH B	Push register Pair B & C on stack	,	,	U		U	•					neturn on party odd									
PUSH D	Push register Pair D & E on stack	1	1	0	1	0	1	0	1	11	RESTART	Restar!	. 1	1	A	A	A	1	1	1	11
0.101111	Push register Pair H &	1	1	1	0	0	1	0	1	11	INCREMEN	IT AND DECREMENT									
PUSH H	L on stack	1.									INR	Increment register	(	) (	D	D	D	1	0	C	5
PUSH PSW	Push A and Flags	1	1	1	1	0	1	0	1	11	DCR	Decrement register	(	) (	D	D	D	. 1	G.	1	5
ruan raw	on stack										INR M	Increment memory	(	) (	1	1	0	1	C	0	10
POP B	Pop register Pair B &	1	1	0	0	0	0	0	1	10	DCR M	Decrement memory	. (	) (	). 1	1	0	. 1	. 0	1	10
	C off stack										INX B	Increment B & C	. 1	0 (	0	0	C	0	1	1	5
POP D	Pop register Pair D &	1	1	0	1	0	0	0	1	10	1	registers									
	E off stack										INX D	Increment D & E		0 1	0	1	0	0	1	1	5
POP H	Pop register Pair H &	1	1	1	0	0	0	0	1	10	1112	registers									
	L off stack										INXH	Increment H & L	4.	0 1	) 1	0	C	0	1	•	5
POP PSW	Pop A and Flags	1	1	1	1	0	0	0	1	10		registers									
4,	off stack						•			+0	DCX B	Decrement B & C		0 (				0	1	1	5
XTHL	Exchange top of	1	1	1	0	0	C	1	1	18	DCXD	Decrement d'& E		0 1	0	1	•	C	*	•	5
	Stack H&L		-		,	1	0	0	1	5	DCX H	Decrement H & L		0	3 1	0	1	C	•	•	5
SPHL	H & L to stack pointer	1			1		0			10	ADD										
LXI SP.	Loac immediate stack	0	0	1	1	C	0	0	. 1	10	ADD	Add register to A		1	0 0		0	S	5	5	4
MW 65	pointer	0	(	1	1	C	0	1	1	5	ADC r	Add register to A		1	0 0		, 1	5	5	5	
INX SP	Increment stack pointer	0								5	1	with carry			. 50						
DCX SP	Decrement stack	0	,	, 1	1	1	0				ADD M	Add memory to A		1	0 1	. (	0	1	1	C	?
	pointer										ADC M	Add memory to A		1	0 1	) (	1	. 1	•	0	7
JUMP		70				_	_				1	with carry						0 8			
JMP	Jump unconditional	1								10	ADI	And immediate to A		1			0 0				
JC .	Jump on carry	1		(						10	ACI	Add immediate to A		1	1	0	G 1	1	1	0	4 1
JNC	Jump on no carry	1	3	. (	1	0						with carry					) 1	0	0	,	H
12	Jump on zero	1		1 (	(	) 1	(				DAO B	Add B & C to H & L				0 (				,	14
JNZ	Jump on no zero	1		1 (	1		) (	) 1	14		DADD	Add D & E to H & L			•	100					
JP	Jump on positive	1		1		1 (	) (	0 1	0		DADH	Add H & L to H & L		-							1
JM	Jump on minus	- 17		1	1	1	1	1	0	10	DAD SP	Add stack pointer to		0	0	1		.0			

NOTES 1 DDD or SSS B 000 C 001 D 010 E 011 H 100 L 101 Memory 110 A 111 2 Two possible cycle times (6:12: indicate instruction cycles dependent on condition flags

"All mnemonics copyright clinte: Corporation 1977

# Summary of Processor Instructions (Cont.)

					uctio				n.	Ciocki2 Cycles
Mnemonic	Description	07	06	D <sub>5</sub>	U4	03	uş	Di	00	CACIER
SUBTRACT										
SUB r	Subtract register from A	1	0	0	1	0	S	S	S	4
SBB r	Subtract register from A with borrow	1	0	0	1	1	S	S	S	4
SUB M	Subtract memory from A	1	0	0	1	0	1	1	0	7
SBB M	Subtract memory from A with borrow	1	0	0	1	1	1	1	0	7
SUI	Subtract immediate from A	1	1	0	1	0	1	1	0	. 7
SBI	Subtract immediate from A with borrow	1	1	0	1	1	1	1	0	7
LOGICAL										
ANA r	And register with A	1	0	1	0	0	S	S	.S	4
XRAI	Exclusive Or register with A	1	0	1	0	1	S	S	S.	. 4
ORA I	Or register with A	1	0	1	1	0	S	S	S	4
CMP r	Compare register with A	1	0	1	1	.1	S	S	S	4
ANA M	And memory with A	1	0	1	0	0	1	1	0	7
XRA M	Exclusive Or memory with A	1	0	1	0	1	1	1	0	7
ORA M	Or memory with A	1	0	1	1	0	1	1	0	7
CMP M	Compare memory with A	1	0	1	1	1	1	1	0	7
ANI	And immediate with A	1	1	1	0	0	1	1	0	7
XRI	Exclusive Or immediate with A	1	1	1	0	1	1	1	0	7
ORI	Or immediate with A	1	1	1	1	0	1	1	0	7
CPI	Compare immediate with A	1	1	1	. 1	1	1	1	0	7
ROTATE										
RLC	Rotate A left	0	0	0	0	0	1	1	1	4
RRC	Rotate A right	0	0	0	0	1	1	- 1	1	4
RAL	Rotate A left through carry	0	0			0	1	1	1	4
RAR	Rotate A right through carry	0	0	0	1	1	1	1	1	4
SPECIALS										
CMA	Complement A	0	0	1	0	1	1	1	1	4
STC	Set carry	C	(	) 1	1	0	1	1	1	4
CMC	Complement carry	C	0	) 1	1	1	1	1	1	4
DAA	Decimal adjust A	(	(	) 1	0	0	1	1	1	4
INPUT/DU	TPUT									
IN	Input	- 1	1	(	1	1	0	1	1	10
OUT	Output	, 1	,	1 (	,	(	(	) 1	1	10
CONTROL										
EI	Enable Interrupts			1	1 1	,	(	) 1	1	4
Di	Disable Interrup!		1	1	, ,	(	. (	1	1	4
NOP	No-operation	(	0 1	0 (	0 (	) (	. (	0		4
HLT	Hall	. (	0	1	1 1	1 (	)	, ,	. (	7

NOTES 1 DDB or SSS 8=000 C=001 D=010 E=011 H=100 L=101 Memory=110 A=111.

2 Two possible cycle times (6:12 indicate instruction cycles dependent or condition flags



# 8224 CLOCK GENERATOR AND DRIVER FOR 8080A CPU

- Single Chip Clock Generator/Driver for 8080A CPU
- Power-Up Reset for CPU
- Ready Synchronizing Flip Flop
- Advanced Status Strobe


- Oscillator Output for External System **Timing**
- Crystal Controlled for Stable System Operation -
- Reduces System Package Count

The Intel® 8224 is a single chip clock generator/driver for the 8080A CPU. It is controlled by a crystal, selected by the designer to meet a variety of system speed requirements.

Also included are circuits to provide power-up reset, advance status strobe, and synchronization of ready.


The 8224 provides the designer with a significant reduction of packages used to generate clocks and timing for 8080A.

# PIN CONFIGURATION



de la Brain de la la la Salar de la Salar

#### **BLOCK DIAGRAM**



#### PIN NAMES

RESIG	RESET INPUT	XTAL 1	CONNECTIONS			
RESET	RESET OUTPUT	XTAL 2	FOR CRYSTAL			
RDYIN	READY INPUT	TANK	USED WITH OVERTONE XTAL			
READY	READY OUTPUT	OSC	OSCILLATOR OUTPUT			
-	SYNC IMPUT	92 ITTLI	02 CLK (TTL LEVEL)			
SYNC	STATUS STS	Voc	+6V			
	SACTIVE LOUIS	100	T. SIN			
61	1 8080	GND	• • • • • • • • • • • • • • • • • • • •			
\$2	CLOCKS					

# **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under-Bias			7				0°C to 70°C
Storage Temperature							-65°C to 150°C
Supply Voltage, VCC							0.5V to +7V
Supply Voltage, VDD							-0.5V to +13.5V
Input Voltage							1.5V to +7V
Output Current							

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# D.C. CHARACTERISTICS

 $T_A = 0$ °C to 70°C;  $V_{CC} = +5.0V \pm 5\%$ ;  $V_{DD} = +12V \pm 5\%$ .

Symbol	Parameter		Limits			Test Conditions V <sub>F</sub> = .45V
		Min.	Тур.	Max.	Units	
lF	Input Current Loading			25	mA	
I <sub>R</sub>	Input Leakage Current			10	μΑ	V <sub>R</sub> = 5.25V
Vc	Input Forward Clamp Voltage			1.0	V	Ic = -5mA
V <sub>IL</sub>	Input "Low" Voltage			.8	V	V <sub>CC</sub> = 5.0V
V <sub>IH</sub>	Input "High" Voltage	2.6 2.0			٧	Reset Input All Other Inputs
VIH-VIL	RESIN Input Hysteresis	.25			V	$V_{CC} = 5.0V$ $(\phi_1,\phi_2)$ , Ready, Reset, STSTI $I_{OL} = 2.5$ mA All Other Outputs $I_{OL} = 15$ mA $I_{OH} = -100\mu$ A
V <sub>OL</sub>	Output "Low" Voltage			.45 .45	. v	
V <sub>OH</sub>	Output "High" Voltage  \$\phi_1  \phi_2 \\ READY, RESET  All Other Outputs	9.4 3.6 2.4			V V V	
lsc[1]	Output Short Circuit Current (All Low Voltage Outputs Only)	-10		-60	mA	V <sub>O</sub> = 0V V <sub>CC</sub> = 5.0V
lcc	Power Supply Current			115	mA	1
loo	Power Supply Current			12	mA	

Note: 1. Caution,  $\phi_1$  and  $\phi_2$  output drivers do not have short circuit protection

# Crystal Requirements

Tolerance: 0.005% at 0°C-70°C Resonance: Series (Fundamental)° Load Capacitance: 20-35 pF Equivalent Resistance: 75-20 ohms Power Dissipation (Min): 4 mW

\*With tank circuit use 3rd overtone mode.

# 8228/8238 SYSTEM CONTROLLER AND BUS DRIVER FOR 8080A CPU


- Single Chip System Control for MCS-80<sup>TM</sup> Systems
- Built-In Bidirectional Bus Driver for Data Bus Isolation
- Allows the Use of Multiple Byte Instructions (e.g. CALL) for Interrupt Acknowledge
- User Selected Single Level Interrupt Vector (RST 7)
- 28-Pin Dual In-Line Package
- Reduces System Package Count
- \*8238 Has Advanced IOW/MEMW for Large System Timing Control

The Intel® 8228 is a single chip system controller and bus driver for MCS-80. It generates all signals required to directly interface MCS-80 family RAM, ROM, and I/O components.

A bidirectional bus driver is included to provide high system TTL fan-out. It also provides isolation of the 8080 data bus from memory and I/O. This allows for the optimization of control signals, enabling the systems designer to use slower memory and I/O. The isolation of the bus driver also provides for enhanced system noise immunity.

A user selected single level interrupt vector (RST 7) is provided to simplify real time, interrupt driven, small system requirements. The 8228 also generates the correct control signals to allow the use of multiple byte instructions (e.g., CALL) in response to an interrupt acknowledge by the 8080A. This feature permits large, interrupt driven systems to have an unlimited number of interrupt levels.

The 8228 is designed to support a wide variety of system bus structures and also reduce system package count for cost effective, reliable design of the MCS-80 systems.



DATA BUS (8000 SIDE)	INTA	INTERRUPT ACKNOWLEDGE		
DATA BUS (SYSTEM SIDE)	HLDA	HLDA (FROM 8080)		
THE READ MAN AND AND AND AND AND AND AND AND AND A	1 300	AND FROM COCK - A SELECTION OF		
L'O WA:TE	BUSEN	BUS ENABLE INPUT		
MEMORY READ	STSTB	STATUS STROBE IFROM 8224		
MEMORY WRITE	Vcc	•\$V		
DBIN FROM BOSO	GND	CVOLTS		
	DATA BUS ISYSTEM SIDE:  100 MEAD  L'O WRITE  MEMORY READ  MEMORY WRITE	DATA BUS (SYSTEM SIDE) MILDA  "SOP DECAD  L'O WATE  MEMORY READ STSTE  MEMORY WRITE VCC		



### 8228/8238

#### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias							−0°C to 70°C
Storage Temperature							
Supply Voltage, VCC : .							0.5V to +7V
Input Voltage							1.5V to +7V
Output Current							

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **D.C. CHARACTERISTICS** $T_A = 0^{\circ}C$ to $70^{\circ}C$ ; $V_{CC} = 5V \pm 5\%$ .

			Limits				
Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Test Conditions	
V <sub>C</sub>	Input Clamp Voltage, All Inputs		.75	-1.0	٧	V <sub>CC</sub> =4.75V; I <sub>C</sub> =-5mA	
l <sub>F</sub>	Input Load Current, STSTB			500	μΑ	V <sub>CC</sub> = 5.25V	
	D <sub>2</sub> & D <sub>6</sub>			750	μА	V <sub>F</sub> = 0.45V	
	D <sub>0</sub> , D <sub>1</sub> , D <sub>4</sub> , D <sub>5</sub> , & D <sub>7</sub>			250	μА	·	
	All Other Inputs			250	μΑ		
I <sub>R</sub>	Input Leakage Current STSTB			100	μΑ	V <sub>CC</sub> =5.25V	
	DB <sub>0</sub> -DB <sub>7</sub>			20	μΑ	V <sub>R</sub> = 5.25V	
	All Other Inputs			100	μА		
V <sub>TH</sub>	Input Threshold Voltage, All Inputs	0.8		2.0	V	V <sub>CC</sub> =5V	
lcc	Power Supply Current		140	190	mA	V <sub>CC</sub> =5.25V	
VoL	Output Low Voltage, D <sub>0</sub> -D <sub>7</sub>			.45	v	V <sub>CC</sub> =4.75V; l <sub>OL</sub> =2mA	
	All Other Outputs			.45	V	I <sub>OL</sub> = 10mA	
V <sub>OH</sub>	Output High Voltage, D <sub>0</sub> -D <sub>7</sub>	3.6	3.8		V	V <sub>CC</sub> =4.75V; l <sub>OH</sub> =-10μA	
-	All Other Outputs	2.4			٧	I <sub>OH</sub> = -1mA	
los	Short Circuit Current, All Outputs	15		90	mA	V <sub>CC</sub> =5V	
O (off)	Off State Output Current, All Control Outputs	•		100	μΑ	V <sub>CC</sub> =5.25V; V <sub>O</sub> =5.25	
				-100	μА	V <sub>O</sub> =.45V	
INT .	INTA Current			5	mA	(See Figure below)	

Note 1: Typical values are for TA = 25°C and nominal supply voltages.


#### CAPACITANCE

This parameter is periodically sampled and not 100% tested.

Symbol	Parameter	Min.	Typ.[1]	Max.	Unit
CIN	Input Capacitance		8	12	pF
C <sub>OUT</sub>	Output Capacitance Control Signals		7	15	pF
1/0	I/O Capacitance (D or DB)		8	15	pF

Test Conditions: NS: V<sub>BIAS</sub> = 2.5V, V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C, f = 1MHz.

Note 2: For D<sub>0</sub>-D<sub>7</sub>: R<sub>1</sub> = 4K $\Omega$ , R<sub>2</sub> =  $\infty \Omega$ , C<sub>L</sub> = 25pF. For all other outputs: R<sub>1</sub> = 500 $\Omega$ , R<sub>2</sub> = 1K $\Omega$ , C<sub>L</sub> = 100pF.






Figure 1. INTA Test Circuit (for RST 7)




Figure 2. CPU Standard Interface



## 2708/8708\* 8K AND 4K UV ERASABLE PROM

	Max. Power	Max. Access	Organization
2708	800 mW	450 ns	1K × 8
2708L	425 mW	450 ns	1K × 8
2708-1	800 mW	350 ns	1K × 8
2704	800 mW	450 ns	512 × 8


- Low Power Dissipation 425 mW Max. (2708L)
- Fast Access Time 350 ns Max. (2708-1)
- Data Inputs and Outputs TTL Compatible during both Read and Program Modes
- Three-State Outputs OR-Tie Capability

Static — No Clocks Required

The Intel® 2708 is a 8192-bit ultraviolet light erasable and electrically reprogrammable EPROM, ideally suited where fast turnaround and pattern experimentation are important requirements. All data inputs and outputs are TTL compatible during both the read and program modes. The outputs are three-state, allowing direct interface with common system bus structures.

The 2708L at 425 mW is available for systems requiring lower power dissipation than from the 2708. A power dissipation savings of over 50%, without any sacrifice in speed, is obtained with the 2708L. The 2708L has high input noise immunity and is specified at 10% power supply tolerance. A high-speed 2708-1 is also available at 350 ns for microprocessors requiring fast access times. For smaller size systems there is the 4096-bit 2704 which is organized as 512 words by 8 bits. All these devices have the same programming and erasing specifications of the 2708. The 2704 electrical specifications are the same as the 2708.

The 2708 family is fabricated with the N-channel silicon gate FAMOS technology and is available in a 24-pin dual in-line package.



#### **PIN NAMES**

Ao-As	ADDRESS INPUTS
01-08	DATA OUTPUTS/INPUTS
CS/WE	CHIP SELECT/WRITE ENABLE INPUT

#### PIN CONNECTION DURING READ OR PROGRAM

		P	IN NUM	BER				
MODE	DATA I/O 9-11, 13-17	ADDRESS INPUTS 1-8, 22, 23	V <sub>SS</sub>	PROGRAM	V <sub>DD</sub>	CS/WE	V <sub>BB</sub>	Vcc 24
READ	Dout	AIN	GND	GND	+12	VIL	-5	+5
DESELECT	HIGH IMPEDANCE	DON'T CARE	GND	GND	+12	VIH	-6	+5
PROGRAM	DIN	Ain	GND	PULSED 26V	+12	VIHW	-5	+5

<sup>\*</sup>All 8708 specifications are identical to the 2708 specifications.

## MOGRAMMING pogramming specifications are described in the Data Catalog PROM/ROM Programming Instructions Section.

Absolute Maximum Ratings*	
**moerature Under Bias	-25°C to +85°C
* moerature Under Bras	-65°C to +125°C
Surveye Temperature	120V/+= 0.2V/
Mod With Respect to VBB	. +200 10 -0.30
and Vec With Respect to VBB	+15V to -U.3V
Output Voltages With Respect	
No Vee During Read	. +15V to -0.3V
WE Input With Respect to VBB	
Outro Programming	. +20V to -0.3V
may am Input With Respect to VBB	. +35V to -0 3V
Sport Dissipation	1.5W
Byar Dissipation	

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## oc and AC Operating Conditions During Read

	2708	2708-1	2708L
Temperature Range	0°C - 70°C	0°C - 70°C	0°C - 70°C
V <sub>CC</sub> Power Supply	5V ± 5%	5V ± 5%	5V ± 10%
VDD Power Supply	12V ± 5%	12V ± 5%	12V ± 10%
VRB Power Supply	-5V ± 5%	-5V ± 5%	-5V ± 10%


#### READ OPERATION D.C. and Operating Characteristics

		270	8, 2708-1	Limits	2	708L Limi	ts		Test Conditions
Symbol	Parameter	Min.	Тур. [2]	Max.	Min.	Тур. [2]	Max.	Units	Test Conditions
	Address and Chip Select Input Sink Current		1	10		1	10	μА	VIN = 5.25V or VIN = VIL
LI			1	10		1	10	μА	VOUT = 5.5V, CS/WE = 5V
LO	Output Leakage Current	-	50	65		21	28	mA	Worst Case Supply Currents 4
IDD[3]	VDD Supply Current	-		10 ./	-	2	4	mA	All Inputs High;
ICC[3]	VCC Supply Current		6		-				CS/WE - 5V; TA - 0°C
188[3]	V <sub>BB</sub> Supply Current		30	45	<u> </u>	10	14	mA	CS/WE = SV; IA = 0 C
VIL	Input Low Voltage	VSS		0.65	VSS		0.65	V	
VIH	Input High Voltage	3.0		VcC+1	2.2		VCC+1	V	11/2
- 171									IOL = 1.6mA (2708, 2708-1)
VOL	Output Low Voltage			0.45			0.4	V	I <sub>OL</sub> = 2mA (2708L)
V <sub>OH1</sub>	Output High Voltage	3.7			3.7			V	IOH = -100 µA
	Output High Voltage	2.4			2.4			V	IOH = -1 mA
VOH2	Output High Voltage	-		800	-		325	mW	T_ = 70°C
PD	Power Dissipation	-		300	1		425	mW	TA = 0°C


- 1. VBB must be applied prior to VCC and VDD. VBB must also be the last power supply switched off
  2. Typical values are for TA = 25°C and nominal supply voltages.
  3. The total power dislipation is not calculated by summing the various currents (IDD. ICC, and IBB) multiplied by their respective voltages since current paths exist between the various power supplies and VSS. The IDD, ICC, and IBB currents should be used to determine power supply capacity only. mine power supply capacity only.

  4. Igg for the 2708L is specified in the programmed state and is 18 mA maximum in the unprogrammed state.


## RANGE OF SUPPLY CURRENTS VS. TEMPERATURE



#### 2708 AND 2708-1 RANGE OF SUPPLY CURRENTS **VS. TEMPERATURE**



#### ACCESS TIME VS. TEMPERATURE



### A. C. Characteristics

Symbol	Parameter	2	708-1 Limit	ts	2708	Units		
Зушьог	ratameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Omita
tACC	Address to Output Delay		280	350		280	450	ns
tco	Chip Select to Output Delay		60	120		60	120	ns
t <sub>DF</sub>	Chip Deselect to Output Float	0		120	0		120	ns
tон	Address to Output Hold	0			0		-	ns

### CAPACITANCE[1] TA = 25°C, f = 1 MHz

Symbol	Parameter	Тур.	Max.	Unit.	Conditions
CIN	Input Capacitance	4	6	pF	V <sub>IN</sub> = 0V
COUT	Output Capacitance	8	12	pF	V <sub>OUT</sub> = 0V

Note: 1. This parameter is periodically sampled and is not 100% tested.


#### A.C. TEST CONDITIONS:

Output Load: 1 TTL gate and C<sub>L</sub> = 100 pF ¹
Input Rise and Fall Times: ≤20 ns

Timing Measurement Reference Levels: 0.8V and 2.8V for inputs; 0.8V and 2.4V for outputs.

Input Pulse Levels: 0.65V to 3.0V

#### Waveforms



#### **ERASURE CHARACTERISTICS**

The erasure characteristics of the 2708 family are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical device in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the 2708 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available

form Intel which should be placed over the 2708 window to prevent unintentional erasure.

The recommended erasure procedure (see Data Catalog PROM/ROM Programming Instructions Section) for the 2708 family is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity X exposure time) for erasure should be a minimum of 15 W-sec/cm<sup>2</sup>. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000 µW/cm<sup>2</sup> power rating. The device should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.



## 2114 1024 X 4 BIT STATIC RAM

	2114-2	2114-3	2114	2114L2	2114L3	2114L
Max. Access Time (ns)	200	300	450	200	300	450
Max. Power Dissipation (mw)	525	525	525	370	370	370

- High Density 18 Pin Package
- Identical Cycle and Access Times
- Single +5V Supply ·
- No Clock or Timing Strobe Required
- Completely Static Memory


- Directly TTL Compatible: All Inputs and Outputs
- Common Data Input and Output Using Three-State Outputs
- Pin-Out Compatible with 3605 and 3625 Bipolar PROMs

The Intel® 2114 is a 4096-bit static Random Access Memory organized as 1024 words by 4-bits using N-channel Silicon-Gate MOS technology. It uses fully DC stable (static) circuitry throughout — in both the array and the decoding — and therefore requires no clocks or refreshing to operate. Data access is particularly simple since address setup times are not required. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The 2114 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives. The 2114 is placed in an 18-pin package for the highest possible density.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. A separate Chip Select (CS) lead allows easy selection of an individual package when outputs are or-tied.

The 2114 is fabricated with Intel's N-channel Silicon-Gate technology — a technology providing excellent protection against contamination permitting the use of low cost plastic packaging.



## **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias								-	11	0	°C	; 1	o 80°	,C
Storage Temperature .						•	-6	5	°(	C	to	)	+150	'C
Voltage on Any Pin With Respect to Group														
Power Dissipation													. 1.0	W
D.C. Output Current .														

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



## D.C. AND OPERATING CHARACTERISTICS

 $T_A = 0^{\circ}$ C to  $70^{\circ}$ C,  $V_{CC} = 5V \pm 5\%$ , unless otherwise noted.

SYMBOL	PARAMETER	2114-2, 2114-3, 2114 Min. Typ. <sup>[1]</sup> Max.	2114L2, 2114L3, 2114L Min. Typ.[1] Max.	UNIT	CONDITIONS
Li	Input Load Current (All Input Pins)	10	10	μА	V <sub>IN</sub> = 0 to 5.25V
ILOI	I/O Leakage Current	10	10	μА	$\overline{CS}$ = 2.4V, V <sub>I/O</sub> = 0.4V to V <sub>CC</sub>
I <sub>CC1</sub>	Power Supply Current	80 95	65	mA	V <sub>IN</sub> = 5.25V, I <sub>I/O</sub> = 0 mA, T <sub>A</sub> = 25°C
I <sub>CC2</sub>	Power Supply Current	100	70	mA	$V_{IN} = 5.25 V_{A}^{3} I_{I/O} = 0 \text{ mA},$ $T_{A} = 0^{\circ} C$
VIL	Input Low Voltage	-0.5 0.8	-0.5 0.8	V	
VIH	Input High Voltage	2.0 6.0	2.0 6.0	V	*
loL	Output Low Current	2.1 6.0	2.1 6.0	mA	V <sub>OL</sub> = 0.4V
Юн	Output High Current	-1.0 -1.4	-1.0 -1.4	mA	V <sub>OH</sub> = 2.4V
los <sup>[2]</sup>	Output Short Circuit Current	40	40	mA	^

NOTE: 1. Typical values are for  $T_A = 25^{\circ} C$  and  $V_{CC} = 5.0 V$ .

2. Duration not to exceed 30 seconds.

#### CAPACITANCE

TA = 25°C, f = 1.0 MHz

SYMBOL	TEST	MAX	UNIT	CONDITIONS
C <sub>I/O</sub>	Input/Output Capacitance	5	pF	V <sub>I/O</sub> = OV
CIN	Input Capacitance	5	pF	V <sub>IN</sub> = OV

NOTE: This parameter is periodically sampled and not 100% tested.

A.C. CONDITIONS OF TEST

Input Pulse Levels	0.8 Volt to 2.4 Volt
Input Rise and Fall Times	
Input and Output Timing Levels	1.5 Volts
Output Load	1 TTL Gate and C <sub>L</sub> = 100 pF

TEST NOTE: This circuit employs a self starting oscillator and a charge pump which require a certain amount of time after POWER ON to start functioning properly. This 2114 circuit is conservatively specified as requiring 500 μsec after V<sub>CC</sub> reaches its specified limits (4.75V).




# PROGRAMMABLE COMMUNICATION INTERFACE

- Synchronous and Asynchronous Operation
- Synchronous 5-8 Bit Characters;
   Internal or External Character Synchronization; Automatic Sync Insertion
- Asynchronous 5-8 Bit Characters; Clock Rate—1, 16 or 64 Times Baud Rate; Break Character Generation; 1, 1½, or 2 Stop Bits; False Start Bit Detection; Automatic Break Detect and Handling; 19.2K Baud.
- Baud Rate DC to 64K Baud
- Full Duplex, Double Buffered, Transmitter and Receiver

- Error Detection Parity, Overrun and Framing
- Fully Compatible with 8080/8085 CPU
- 28-Pin DIP Package
- All Inputs and Outputs are TTL Compatible
- Single + 5V Supply
- Single TTL Clock

The Intel® 8251A is the enhanced version of the industry standard, Intel® 8251 Universal Synchronous/Asynchronous Receiver/Transmitter (USART), designed for data communications with Intel's new high performance family of microprocessors such as the 8085. The 8251A is used as a peripheral device and is programmed by the CPU to operate using virtually any serial data transmission technique presently in use (including IBM "bi-sync"). The USART accepts data characters from the CPU in parallel format and then converts them into a continuous serial data stream for transmission. Simultaneously, it can receive serial data streams and convert them into parallel data characters for the CPU. The USART will signal the CPU whenever it can accept a new character for transmission or whenever it has received a character for the CPU. The CPU can read the complete status of the USART at any time. These include data transmission errors and control signals such as SYNDET, TxEMPTY. The chip is constructed using N-channel silicon gate technology.





#### FEATURES AND ENHANCEMENTS

8251A is an advanced design of the industry standard USART, the Intel 8251. The 8251A operates with an extended range of Intel microprocessors that includes the new 8085 CPU and maintains compatibility with the 8251. Familiarization time is minimal because of compatibility and involves only knowing the additional features and enhancements, and reviewing the AC and DC specifications of the 8251A.

The 8251A incorporates all the key features of the 8251 and has the following additional features and enhancements:

- 8251A has double-buffered data paths with separate I/O registers for control, status, Data In, and Data Out, which considerably simplifies control programming and minimizes CPU overhead.
- In asynchronous operations, the Receiver detects and handles "break" automatically, relieving the CPU of this task.
- A refined Rx initialization prevents the Receiver from starting when in "break" state, preventing unwanted interrupts from a disconnected USART.
- At the conclusion of a transmission, TxD line will always return to the marking state unless SBRK is programmed.

- Tx Enable logic enhancement prevents a Tx Disable command from halting transmission until all data previously written has been transmitted. The logic also prevents the transmitter from turning off in the middle of a word.
- When External Sync Detect is programmed, Internal Sync Detect is disabled, and an External Sync Detect status is provided via a flip-flop which clears itself upon a status read.
- Possibility of false sync detect is minimized by ensuring that if double character sync is programmed, the characters be contiguously detected and also by clearing the Rx register to all ones whenever Enter Hunt command is issued in Sync mode.
- As long as the 8251A is not selected, the RD and WR do not affect the internal operation of the device.
- The 8251A Status can be read at any time but the status update will be inhibited during status read.
- The 8251A is free from extraneous glitches and has enhanced AC and DC characteristics, providing higher speed and better operating margins.
- Baud rate from DC to 64K.
- Fully compatible with Intel's new industry standard, the MCS-85.

## 8251A BASIC FUNCTIONAL DESCRIPTION

#### General

The 8251A is a Universal Synchronous/Asynchronous Receiver/Transmitter designed specifically for the 80/85 Microcomputer Systems. Like other I/O devices in a Microcomputer System, its functional configuration is programmed by the system's software for maximum flexibility. The 8251A can support virtually any serial data technique currently in use including bi-sync.

In a communication environment an interface device must convert parallel format system data into serial format for transmission and convert incoming serial format data into parallel system data for reception. The interface device must also delete or insert bits or characters that are functionally unique to the communication technique. In essence, the interface should appear "transparent" to the CPU, a simple input or output of byte-oriented system data.

#### **Data Bus Buffer**

This 3-state, bidirectional, 8-bit buffer is used to interface the 8251A to the system Data Bus. Data is transmitted or received by the buffer upon execution of INput or OUTput instructions of the CPU. Control words, Command words and Status information are also transferred through the Data Bus Buffer. The command status and data in, and data out are separate 8-bit registers to provide double buffering.

This functional block accepts inputs from the system Control bus and generates control signals for overall device operation. It contains the Control Word Register and Command Word Register that store the various control formats for the device functional definition.

#### **RESET (Reset)**

A "high" on this input forces the 8251A into an "Idle" mode. The device will remain at "Idle" until a new set of control words is written into the 8251A to program its functional definition. Minimum RESET pulse width is 6 t<sub>CY</sub> (clock must be running).

#### CLK (Clock)

The CLK input is used to generate internal device timing and is normally connected to the Phase 2 (TTL) output of the 8224 Clock Generator. No external inputs or outputs are referenced to CLK but the frequency of CLK must be greater than 30 times the Receiver or Transmitter data bit rates.

#### WR (Write)

A "low" on this input informs the 8251A that the CPU is writing data or control words to the 8251A.

#### RD (Read)

A "low" on this input informs the 8251A that the CPU is reading data or status information from the 8251A.

### C/D (Control/Data)

This input, in conjunction with the  $\overline{WR}$  and  $\overline{RD}$  inputs, informs the 8251A that the word on the Data Bus is either a data character, control word or status information.

### 1 = CONTROL/STATUS 0 = DATA

#### CS (Chip Select)

A "low" on this input selects the 8251A. No reading or writing will occur unless the device is selected. When  $\overline{CS}$  is high, the Data Bus in the float state and  $\overline{RD}$  and  $\overline{WR}$  will have no effect on the chip.




Figure 1. 8251A Block Diagram Showing Data Bus Buffer and Read/Write Logic Functions

C/D	RD	WR	CS		
0	0	1	0	8251A DATA → DATA BUS	
0	1	0	0	DATA BUS - 8251A DATA	
1	0	1	0	STATUS - DATA BUS	
1	1	0	0	DATA BUS - CONTROL	
×	1	1	0	DATA BUS - 3 STATE	
×	×	×	1	DATA BUS - 3-STATE	

#### Modem Control

The 8251A has a set of control inputs and outputs that can be used to simplify the interface to almost any modem. The modem control signals are general purpose in nature and can be used for functions other than modem control, if necessary.

#### DSR (Data Set Ready)

The DSR input signal is a general purpose, 1-bit inverting input port. Its condition can be tested by the CPU using a Status Read operation. The DSR input is normally used to test modem conditions such as Data Set Ready.

#### DTR (Data Terminal Ready)

The  $\overline{DTR}$  output signal is a general purpose, 1-bit inverting output port. It can be set "low" by programming the appropriate bit in the Command Instruction word. The  $\overline{DTR}$  output signal is normally used for modem control such as Data Terminal Ready or Rate Select.

#### RTS (Request to Send)

The RTS output signal is a general purpose, 1-bit inverting output port. It can be set "low" by programming the appropriate bit in the Command Instruction word. The RTS output signal is normally used for Modem control such as Request to Send.

#### CTS (Clear to Send)

A "low" on this input enables the 8251A to transmit serial data if the Tx Enable bit in the Command byte is set to a "one." If either a Tx Enable off or CTS off condition occurs while the Tx is in operation, the Tx will transmit all the data in the USART, written prior to Tx Disable command before shutting down.

#### Transmitter Buffer

The Transmitter Buffer accepts parallel data from the Data Bus Buffer, converts it to a serial bit stream, inserts the appropriate characters or bits (based on the communication technique) and outputs a composite serial stream of data on the TxD output pin on the falling edge of  $\overline{\text{TxC}}$ . The transmitter will begin transmission upon being enabled  $\overline{\text{CTS}} = 0$ . The TxD line will be held in the marking state immediately upon a master Reset or when Tx Enable/ $\overline{\text{CTS}}$  off or TxEMPTY.

#### **Transmitter Control**

The transmitter Control manages all activities associated with the transmission of serial data. It accepts and issues signals both externally and internally to accomplish this function.

#### TxRDY (Transmitter Ready)

This output signals the CPU that the transmitter is ready to accept a data character. The TxRDY output pin can be used as an interrupt to the system, since it is masked by Tx Disabled, or, for Polled operation, the CPU can check TxRDY using a Status Read operation. TxRDY is automatically reset by the leading edge of WR when a data character is loaded from the CPU.

Note that when using the Polled operation, the TxRDY status bit is not masked by Tx Enabled, but will only indicate the Empty/Full Status of the Tx Data Input Register.

#### TxE (Transmitter Empty)

When the 8251A has no characters to transmit, the TxEMP-TY output will go "high". It resets automatically upon receiving a character from the CPU. TxEMPTY can be used to indicate the end of a transmission mode, so that the CPU "knows" when to "turn the line around" in the half-duplexed operational mode. TxEMPTY is independent of the Tx Enable bit in the Command instruction.

In SYNChronous mode, a "high" on this output indicates that a character has not been loaded and the SYNC character or characters are about to be or are being transmitted automatically as "fillers". TxEMPTY does not go low when the SYNC characters are being shifted out.




Figure 2. 8251A Block Diagram Showing Modem and Transmitter Buffer and Control Functions

#### TxC (Transmitter Clock)

The Transmitter Clock controls the rate at which the character is to be transmitted. In the Synchronous transmission mode, the Baud Rate (1x) is equal to the  $\overline{TxC}$  frequency. In Asynchronous transmission mode the baud rate is a fraction of the actual  $\overline{TxC}$  frequency. A portion of the mode instruction selects this factor; it can be 1, 1/16 or 1/64 the  $\overline{TxC}$ .

#### For Example:

If Baud Rate equals 110 Baud,

TxC equals 110 Hz (1x)

TxC equals 1.76 kHz (16x)

TxC equals 7.04 kHz (64x).

The falling edge of  $\overline{\text{TxC}}$  shifts the serial data out of the 8251A

#### Receiver Buffer

The Receiver accepts serial data, converts this serial input to parallel format, checks for bits or characters that are unique to the communication technique and sends an "assembled" character to the CPU. Serial data is input to RXD pin, and is clocked in on the rising edge of RXC.

#### **Receiver Control**

This functional block manages all receiver-related activities which consist of the following features:

The RxD initialization circuit prevents the 8251A from mistaking an unused input line for an active low data line in the "break condition". Before starting to receive serial characters on the RxD line, a valid "1" must first be detected after a chip master Reset. Once this has been determined, a search for a valid low (Start bit) is enabled. This feature is only active in the asynchronous mode, and is only done once for each master Reset.

The False Start bit detection circuit prevents false starts due to a transient noise spike by first detecting the falling edge and then strobing the nominal center of the Start bit (RxD = low).

The Parity Toggle F/F and Parity Error F/F circuits are used for parity error detection and set the corresponding status bit.

The Framing Error Flag F/F is set if the Stop bit is absent at the end of the data byte (asynchronous mode), and also sets the corresponding status bit.

#### **RxRDY (Receiver Ready)**

This output indicates that the 8251A contains a character that is ready to be input to the CPU. Rx RDY can be connected to the interrupt structure of the CPU or, for Polled operation, the CPU can check the condition of RxRDY using a Status Read operation.

Rx Enable off both masks and holds RxRDY in the Reset Condition. For Asynchronous mode, to set RxRDY, the Receiver must be Enabled to sense a Start Bit and a complete character must be assembled and transferred to the Data Output Register. For Synchronous mode, to set RxRDY, the Receiver must be enabled and a character must finish assembly and be transferred to the Data Output Register.

Failure to read the received character from the Rx Data Output Register prior to the assembly of the next Rx Data character will set overrun condition error and the previous character will be written over and lost. If the Rx Data is being read by the CPU when the internal transfer is occurring, overrun error will be set and the old character will be lost.

#### **RxC** (Receiver Clock)

The Receiver Clock controls the rate at which the character is to be received. In Synchronous Mode, the Baud Rate  $\{1x\}$  is equal to the actual frequency of  $\overline{RxC}$ . In Asynchronous Mode, the Baud Rate is a fraction of the actual  $\overline{RxC}$  fre-

quency. A portion of the mode instruction selects this factor; 1, 1/16 or 1/64 the  $\overline{RxC}$ .

For Example

Baud Rate equals 300 Baud, if RxC equals 300 Hz (1x)
RxC equals 4800 Hz (16x)
RxC equals 19.2 kHz (64x).

Baud Rate equals 2400 Baud, if RxC equals 2400 Hz (1x)
RxC equals 38.4 kHz (16x)
RxC equals 153.6 kHz (64x).

Data is sampled into the 8251A on the rising edge of RxC.

NOTE: In most communications systems, the 8251A will be handling both the transmission and reception operations of a single link. Consequently, the Receive and Transmit Baud Rates will be the same. Both TxC and RxC will require identical frequencies for this operation and can be tied together and connected to a single frequency source (Baud Rate Generator) to simplify the interface.

#### SYNDET (SYNC Detect)/BRKDET (Break Detect) )

This pin is used in SYNChronous Mode for SYNDET and may be used as either input or output, programmable through the Control Word. It is reset to output mode low upon RESET. When used as an output (internal Sync mode), the SYNDET pin will go "high" to indicate that the 8251A has located the SYNC character in the Receive mode. If the 8251A is programmed to use double Sync characters (bisync), then SYNDET will go "high" in the middle of the last bit of the second Sync character. SYNDET is automatically reset upon a Status Read operation.




Figure 3. 8251A Block Diagram Showing Receiver Buffer and Control Functions

#### Mode Instruction Definition

The 8251A can be used for either Asynchronous or Synchronous data communication. To understand how the Mode Instruction defines the functional operation of the 8251A, the designer can best view the device as two separate components sharing the same package, one Asynchronous the other Synchronous. The format definition can be changed only after a master chip Reset. For explanation purposes the two formats will be isolated.

NOTE: When parity is enabled it is not considered as one of the data bits for the purpose of programming the word length. The actual parity bit received on the Rx Data line cannot be read on the Data Bus. In the case of a programmed character length of less than 8 bits, the least significant Data Bus bits will hold the data; unused bits are "don't care" when writing data to the 8251A, and will be "zeros" when reading the data from the 8251A.

#### Asynchronous Mode (Transmission)

Whenever a data character is sent by the CPU the 8251A automatically adds a Start bit (low level) followed by the data bits (least significant bit first), and the programmed number of Stop bits to each character. Also, an even or odd Parity bit is inserted prior to the Stop bit(s), as defined by the Mode Instruction. The character is then transmitted as a serial data stream on the TxD output. The serial data is shifted out on the falling edge of  $\overline{\text{TxC}}$  at a rate equal to 1, 1/16, or 1/64 that of the  $\overline{\text{TxC}}$ , as defined by the Mode Instruction. BREAK characters can be continuously sent to the TxD if commanded to do so.

When no data characters have been loaded into the 8251A the TxD output remains "high" (marking) unless a Break (continuously low) has been programmed.

#### Asynchronous Mode (Receive)

The RxD line is normally high. A falling edge on this line triggers the beginning of a START bit. The validity of this START bit is checked by again strobing this bit at its nominal center (16X or 64X mode only). If a low is detected again, it is a valid START bit, and the bit counter will start counting. The bit counter thus locates the center of the data bits, the parity bit (if it exists) and the stop bits. If parity error occurs, the parity error flag is set. Data and parity bits are sampled on the RxD pin with the rising edge of RxC. If a low level is detected as the STOP bit, the Framing Error flag will be set. The STOP bit signals the end of a character. Note that the receiver requires only one stop bit, regardless of the number of stop bits programmed. This character is then loaded into the parallel I/O buffer of the 8251A. The RxRDY pin is raised to signal the CPU that a character is ready to be fetched. If a previous character has not been fetched by the CPU, the present character replaces it in the I/O buffer, and the OVERRUN Error flag is raised (thus the previous character is lost). All of the error flags can be reset by an Error Reset Instruction. The occurrence of any of these errors will not affect the operation of the




Figure 6. Mode Instruction Format, Asynchronous Mode




Figure 7. Asynchronous Mode

#### COMMAND INSTRUCTION DEFINITION

Once the functional definition of the 8251A has been programmed by the Mode Instruction and the Sync Characters are loaded (if in Sync Mode) then the device is ready to be used for data communication. The Command Instruction controls the actual operation of the selected format. Functions such as: Enable Transmit/Receive, Error Reset and Modem Controls are provided by the Command Instruction.

Once the Mode Instruction has been written into the 8251A and Sync characters inserted, if necessary, then all further "control writes" (C/D=1) will load a Command Instruction. A Reset Operation (internal or external) will return the 8251A to the Mode Instruction format.

#### $D_3$ D ЕН IR RTS ER SBRK RxE DTR TXEN TRANSMIT FNARLE enable disable DATA TERMINAL READY "high" will force DTR output to zero RECEIVE ENABLE enable disable SEND BREAK CHARACTER forces TxD "low" 0 - normal operation ERROR RESET reset error flags PE, OE, FE REQUEST TO SEND "high" will force RTS output to zero INTERNAL RESET "high" returns 8251A to Mode Instruction Format ENTER HUNT MODE 1 = enable search for Sync Characters ' IHAS NO EFFECT

Note: Error Reset must be performed whenever RxEnable and Enter Hunt are programmed.

#### Figure 10. Command Instruction Format


#### STATUS READ DEFINITION

In data communication systems it is often necessary to examine the "status" of the active device to ascertain if errors have occurred or other conditions that require the processor's attention. The 8251A has facilities that allow the programmer to "read" the status of the device at any time during the functional operation. (The status update is inhibited during status read).

A normal "read" command is issued by the CPU with  $C/\overline{D} = 1$  to accomplish this function.

Some of the bits in the Status Read Format have identical meanings to external output pins so that the 8251A can be used in a completely Polled environment or in an interrupt driven environment. TxRDY is an exception.

Note that status update can have a maximum delay of 28 clock periods from the actual event affecting the status.



Note 1: TxRDY status bit has different meanings from the TxRDY output pin. The former is not conditioned by CTS and TxEN; the latter is conditioned by both CTS and TxEN.

i.e. TxRDY status bit = DB Buffer Empty

TxRDY pin out - DB Buffer Empty -(CTS-0)-(TxEN-1)


Figure 11. Status Read Format



# 8255A/8255A-5 PROGRAMMABLE PERIPHERAL INTERFACE

- MCS-85<sup>TM</sup> Compatible 8255A-5
- 24 Programmable I/O Pins
- **■** Completely TTL Compatible
- Fully Compatible with Intel® Microprocessor Families
- Improved Timing Characteristics
- Direct Bit Set/Reset Capability Easing Control Application Interface
- 40-Pin Dual In-Line Package
- Reduces System Package Count
- Improved DC Driving Capability

The Intel® 8255A is a general purpose programmable I/O device designed for use with Intel® microprocessors. It has 24 I/O pins which may be individually programmed in 2 groups of 12 and used in 3 major modes of operation. In the first mode (MODE 0), each group of 12 I/O pins may be programmed in sets of 4 to be input or output. In MODE 1, the second mode, each group may be programmed to have 8 lines of input or output. Of the remaining 4 pins, 3 are used for handshaking and interrupt control signals. The third mode of operation (MODE 2) is a bidirectional bus mode which uses 8 lines for a bidirectional bus, and 5 lines, borrowing one from the other group, for handshaking.



#### 8255A FUNCTIONAL DESCRIPTION

#### General

The 8255A is a programmable peripheral interface (PPI) device designed for use in Intel® microcomputer systems. Its function is that of a general purpose I/O component to interface peripheral equipment to the microcomputer system bus. The functional configuration of the 8255A is programmed by the system software so that normally no external logic is necessary to interface peripheral devices or structures.

#### **Data Bus Buffer**

This 3-state bidirectional 8-bit buffer is used to interface the 8255A to the system data bus. Data is transmitted or received by the buffer upon execution of input or output instructions by the CPU. Control words and status information are also transferred through the data bus buffer.

## Read/Write and Control Logic

The function of this block is to manage all of the internal and external transfers of both Data and Control or Status words. It accepts inputs from the CPU Address and Control busses and in turn, issues commands to both of the Control Groups.

#### (CS)

Chip Select. A "low" on this input pin enables the communication between the 8255A and the CPU.

#### (RD)

Read. A "low" on this input pin enables the 8255A to send the data or status information to the CPU on the data bus. In essence, it allows the CPU to "read from" the 8255A.

#### (WR)

Write. A "low" on this input pin enables the CPU to write data or control words into the 8255A.

#### (Ao and A1)

Port Select 0 and Port Select 1. These input signals, in conjunction with the RD and WR inputs, control the selection of one of the three ports or the control word registers. They are normally connected to the least significant bits of the address bus  $(A_0 \text{ and } A_1)$ .

#### 8255A BASIC OPERATION

A <sub>1</sub>	A <sub>0</sub>	RD	WR	CS	INPUT OPERATION (READ)
0	0	0	1	0	PORT A → DATA BUS
0	1	0	1	0	PORT B → DATA BUS
1	0	0	1	0	PORT C → DATA BUS
					OUTPUT OPERATION (WRITE)
0	0	1	0	0	DATA BUS → PORT A
0	1	1	0	0	DATA BUS → PORT B
1	0	1	0	0	DATA BUS → PORT C
1	1	1	0	0	DATA BUS - CONTROL
					DISABLE FUNCTION
X	X	X	X	1	DATA BUS - 3-STATE
1	1	0	1	0	ILLEGAL CONDITION
X	X	1	1	0	DATA BUS → 3-STATE




Figure 1. 8255A Block Diagram Showing Data Bus Buffer and Read/Write Control Logic Functions



#### (RESET)

Reset. A "high on this input clears the control register and all ports (A, C, C) are set to the input mode.

#### Group A and Group B Controls

The functional configuration of each port is programmed by the systems software. In essence, the CPU "outputs" a control word to the 8255A. The control word contains information such as "mode", "bit set", "bit reset", etc., that initializes the functional configuration of the 8255.

Each of the Control blocks (Group A and Group B) accepts "commands" from the Read/Write Control Logic, receives "control words" from the internal data bus and issues the proper commands to its associated ports.

Control Group A — Port A and Port C upper (C7-C4) Control Group B — Port B and Port C lower (C3-C0)

The Control Word Register can Only be written into. No Read operation of the Control Word Register is allowed.

#### Ports A, B, and C

The 8255A contains three 8-bit ports (A, B, and C). All can be configured in a wide variety of functional characteristics by the system software but each has its own special features or "personality" to further enhance the power and flexibility of the 8255A.

Port A. One 8-bit data output latch/buffer and one 8-bit data input latch.

Port B. One 8-bit data input/output latch/buffer and one 8-bit data input buffer.

Port C. One 8-bit data output latch/buffer and one 8-bit data input buffer (no latch for input). This port can be divided into two 4-bit ports under the mode control. Each 4-bit port contains a 4-bit latch and it can be used for the control signal outputs and status signal inputs in conjunction with ports A and B.




Figure 2. 8225A Block Diagram Showing Group A and Group B Control Functions

#### PIN CONFIGURATION

		_		
PA3[	1		40	D PA4
PA2	2		39	PAS
PATE	3		38	PAG
PAO	14		37	PAT
RD	5		36	WR
cs [	6		35	RESET
GND	,		34	] O.
A1	8		33	] o,
AO [			32	] O,
PC7	10		31	□ o,
PC6	11	8255A	30	] O.
PC5	12		29	] 0,
PC4	13		28	3 De
PC0	14		27	] 0,
PC1	15		26	1 Vcc
PC2	16		25	P87
PC3	17		24	PH6
P80 [	18		23	PB5
P81	19		22	P84
P82	20		21	P83

#### PIN NAMES

D7 -D0	DATA BUS (BI DIRECTION
RESET	RESEJ INPUT
CS	CHIP SELECT
RD	READ INPUT
WR	WRITE INPUT
A0, A1	PORT ADDRESS
PAT-PAO	PORT A (BIT)
PB7-PB0	PORT B (BIT)
PC7-PC0	PORT C (BIT)
Vcc	+5 VOLTS
GND	# VOLTS

## 8255A OPERATIONAL DESCRIPTION

#### Mode Selection

There are three basic modes of operation that can be selected by the system software:

Mode 0 - Basic Input/Output

Mode 1 - Strobed Input/Output

Mode 2 - Bi-Directional Bus

When the reset input goes "high" all ports will be set to the input mode (i.e., all 24 lines will be in the high impedance state). After the reset is removed the 8255A can remain in the input mode with no additional initialization required. During the execution of the system program any of the other modes may be selected using a single output instruction. This allows a single 8255A to service a variety of peripheral devices with a simple software maintenance routine.

The modes for Port A and Port B can be separately defined, while Port C is divided into two portions as required by the Port A and Port B definitions. All of the output registers, including the status flip-flops, will be reset whenever the mode is changed. Modes may be combined so that their functional definition can be "tailored" to almost any I/O structure. For instance; Group B can be programmed in Mode 0 to monitor simple switch closings or display computational results, Group A could be programmed in Mode 1 to monitor a keyboard or tape reader on an interrupt-driven basis.




Figure 3. Basic Mode Definitions and Bus Interface




Figure 4. Mode Definition Format

The mode definitions and possible mode combinations may seem confusing at first but after a cursory review of the complete device operation a simple, logical I/O approach will surface. The design of the 8255A has taken into account things such as efficient PC board layout, control signal definition vs PC layout and complete functional flexibility to support almost any peripheral device with no external logic. Such design represents the maximum use of the available pins.

#### Single Bit Set/Reset Feature

Any of the eight bits of Port C can be Set or Reset using a single OUTput instruction. This feature reduces software requirements in Control-based applications.

## **ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias.		0 $^{\circ}$ C to 70 $^{\circ}$ C
Storage Temperature		65°C to +150°C
Voltage on Any Pin		
With Respect to Ground		0.5V to +7V
Power Dissipation		1 Watt

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### D.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = +5V \pm 5\%$ ; GND = 0V


SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
VIL	Input Low Voltage	-0.5	0.8	V	
VIH	Input High Voltage	2.0	Vcc	٧	
V <sub>OL</sub> (DB)	Output Low Voltage (Data Bus)		0.45	V	I <sub>OL</sub> = 2.5mA
Vol (PER.)	Output Low Voltage (Peripheral Port)		0.45	V	I <sub>OL</sub> = 1.7mA
V <sub>OH</sub> (DB)	Output High Voltage (Data Bus)	2.4		٧	I <sub>OH</sub> = -400μA
V <sub>OH</sub> (PER)	Output High Voltage (Peripheral Port)	2.4	100	V	I <sub>OH</sub> = -200μA
IDAR[1]	Darlington Drive Current	-1.0	-4.0	mA	$R_{EXT} = 750\Omega$ ; $V_{EXT} = 1.5V$
l <sub>CC</sub>	Power Supply Current		120	mA	
IIL	Input Load Current		±10	μΑ	V <sub>IN</sub> = V <sub>CC</sub> to 0V
lofL	Output Float Leakage		±10	μΑ	V <sub>OUT</sub> = V <sub>CC</sub> to 0V

Note 1: Available on any 8 pins from Port B and C.

#### CAPACITANCE

T<sub>A</sub> = 25°C; V<sub>CC</sub> = GND = 0V

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
CIN	Input Capacitance			10	pF	fc = 1MHz
C <sub>1/O</sub>	I/O Capacitance			20	pF	Unmeasured pins returned to GND



\*V<sub>EXT</sub> is set at various voltages during testing to guarantee the specification.

## 

54/7404

#### SPEED/PACKAGE AVAILABILITY

54 F,W 54H F,W 74 A,F 74H A,F


54LS F,W


74LS A,F

54S F,W

74S A,F

#### PIN CONFIGURATION





## SWITCHING CHARACTERISTICS VCC= 5V, TA = 25°C

	54/74 C <sub>L</sub> = 15pF R <sub>L</sub> = 400Ω			54/74H				54/74L	S	54/74S			
TEST CONDITIONS				1	CL = 25p RL = 280		1	C <sub>L</sub> = 15p R <sub>L</sub> = 2k		C <sub>L</sub> = 15pF R <sub>L</sub> = 280Ω			
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Propagation delay time <sup>t</sup> PLH Low-to-high		12	22		6	10		5	15	2	3 CL = 50p	4.5 F	ns
<sup>†</sup> PHL High-to-low		8	15		6.5	10		9	15	2	3 C <sub>1</sub> 50r	5 DF	ns

Load circuit and typical waveforms are shown at the front of section

## HEX INVERTER BUSSER/DRIVER

54/7406

#### SPEED/PACKAGE AVAILABILITY

54 F,W


74 A,1

### SWITCHING CHARACTERISTICS VCC = 5V, TA = 25°C

		54/74		
TEST CONDITIONS		CL = 15p RL = 110		
PARAMETER	MIN	TYP	MAX	UNIT
Propagation delay time tpLH Low-to-high		10	15	ns
t <sub>PHL</sub> High-to-low				7

Load circuit and typical waveforms are shown at the front of section.

#### PIN CONFIGURATION



## QUAD 2-INPUT AND GATE

54/7408


#### SPEED/PACKAGE AVAILABILITY


54H F.W

74H A,F

54LS F,W 54S F,W 74LS A,F 74S A.F

#### **PIN CONFIGURATION**





## SWITCHING CHARACTERISTICS V<sub>CC</sub>= 5V, T<sub>A</sub> = 25°C

		54/74			54/74H			54/74L	S		54/749	3	
TEST CONDITIONS		CL = 15p RL = 400			CL = 25p RL = 280			C <sub>L</sub> = 15p R <sub>L</sub> = 2k			CL = 15p RL = 280		
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Propagation delay time <sup>†</sup> PLH Low-to-high		17.5	27	-	7.6	12		8.5	15		4.5 C <sub>L</sub> =50p	7 0F	ns
<sup>t</sup> PHL High-to-low		12	19		8.8	12		8	20		5 C <sub>L</sub> =50p	7.5 F	ns

Load circuit and typical waveforms are shown at the front of section.

## QUAD 2-INPUT OR GATE

54/7432

#### SPEED/PACKAGE AVAILABILITY

54 F,W


74 A,F 74LS A,F

54LS F,W

### SWITCHING CHARACTERISTICS VCC = 5V, TA = 25°C

		54/74		<del> </del>	54/74L		
TEST CONDITIONS		C <sub>L</sub> 15p R <sub>L</sub> 400			CL = 15p RL = 2k		
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Propagation delay time t <sub>PLH</sub> Low-to-high		10	15		9	22	ns
t <sub>PHL</sub> High-to-low		14	22		9	22	ns

PIN CONFIGURATION



Load circuit and type at waveforms are shown at the front of section

## DECADE COUNTER

54/7490

## SPEED/PACKAGE AVAILABILITY

54LS F.W

74 A.F

74LS A.F


#### DESCRIPTION

This monolithic counter contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage binary counter for which the count cycle length is divide-by-five.


The 54/74LS90 also has a gated zero reset and gated set-to-nine inputs for use in BCD nine's complement applications.


To use its maximum count length of this counter, the B input is connected to the QA output. The input count pulses are applied to input A and the outputs are as described in the function table. A symmetrical divideby-ten count can be obtained by connecting the QD output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output QA.

#### **BLOCK DIAGRAM 54LS/74LS**




#### PIN CONFIGURATION





### PARAMETER MEASUREMENT INFORMATION



#### **VOLTAGE WAVEFORMS**

- A. Each reset input is tested separately with the other reset at 4.5 y. B. Reference waveforms are shown with dashed lines. C. V<sub>ref. = 1.3.V</sub>. Coad circuit is shown at front of section flor totem pole outputs.

# DECADE GOUNTER

CHARACTERISTICS VCC = 5V, TA = 25°C

	IING CHARAC				54/74		5	4/74L	.S	
rest CO	NDITIONS				L = 15			L = 15		
PARAME		FROM INPUT	TO OUTPUT	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNIT
Count	Count frequency			10	18					MHz
Couri		A	QA				32	42		
		В	$Q_{B}$				16			
(O) (o)	Width of			50						ns
W(Clock)	clock pulse	A	Q				15			
		В	Q				30			
		Reset	Q				15			
	tall dab of	-		50			25			ns
W(Reset)	Width of reset pulse	1		1						
						1				-
	ion delay time	Input	$Q_{\mathbf{C}}$		60	100				ns
<sup>1</sup> PLH	Low-to-high	Count	QC.		60	100		1		
PHL	High-to-low	Pulse			"			10	16	
<sup>t</sup> PLH	Low-to-high	A	QA					10	18	
PHL	High-to-low									
<sup>†</sup> PLH	Low-to-high	A	QD					32	48	
PHL,	High-to-low							34	50	
tPLH	Low-to-high	В	QB					10	16	
†PHL	High-to-low							14	21	
<sup>t</sup> PLH	Low-to-high	В	QC					21	32	
†PHL	High-to-low							23	35	
	Low-to-high	В	QD					21	32	
<sup>†</sup> PLH <sup>†</sup> PHL	High-to-low		~0			1		23	35	
		Cat to 0	Any					26	40	
<sup>t</sup> PHL	High-to-low	Set-to-0								
<sup>t</sup> PLH	Low-to-high	Set-to-9	Q <sub>A</sub> ,Q <sub>D</sub>					20		
PHL	High-to-low	Set-to-9	QB,QC					20	40	

Load circuit and typical waveforms shown at front of section .

#### **BCD COUNT SEQUENCE** (See Note A)

COUNT	OUTPUT								
	Q <sub>D</sub>	Q <sub>C</sub>	OB	QA					
0	L	L	L	L					
1	L	L	L	H					
2	L	L	H	L					
3	L	L	н	H					
4	L	Н	L	L					
5	L	н	L	Н					
6	L	н	Н	L					
7	L	Н	H	H					
8	Н	L	L	L					
9	Н	L	L	Н					

#### BI-QUINARY (5-2) (See Note B)

COUNT		OUT	PUT	
COOM	QA	QD	a <sub>c</sub>	OB
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
2	L	L	H	Н
	L	H	L	L
5	H	L	L	L
6	Н	L	L	Н
7	н	L	H	L
8	н	L	Н	Н
9	H	Н	L	L

## RESET/COUNT FUNCTION TABLE

RES	BET I	NPU	rs	0	OUTPUT					
R <sub>0(1)</sub>	R <sub>0(2)</sub>	R <sub>9(1)</sub>	R <sub>9(2)</sub>	Q <sub>D</sub>	Q <sub>C</sub>	QB	QA			
Н	Н	L	X	L	L	L	L			
Н	Н	X	L	L	L	L	L			
X	X	Н	H	Н	L	L	Н			
X	L	X	L		COU	NT				
L	X	L	X		COU	NT				
L	X	X	L		COU	NT				
X	L	L	X		COU	NT				

- NOTES: A. Output  $\Omega_A$  is connected to input B for BCD count. B. Output  $\Omega_D$  is connected to input A for bi-quinary count. C. Output  $\Omega_A$  is connected to input B. D. H. high level, L. > low level, x. irrelevant.

## DIVIDE-BY-TWELVE COUNTER

## SPEED/PACKAGE AVAILABILITY


F,W

#### DESCRIPTION


This monolithic counter contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three stage binary counter for which the count cycle length is divide-by-six.

To use its maximum count length of this counter, the B input is connected to the QA output. The input count pulses are applied to input A and the outputs are as described in the function table.


#### **BLOCK DIAGRAM**



#### PIN CONFIGURATION



## PARAMETER MEASUREMENT INFORMATION



#### VOLTAGE WAVEFORMS

#### NOTES:

B. Each reset input is rested separately with the other reset at 4.5 v. B. Reference waveforms are shown with dashed lines.
 V<sub>ref. = 1.6 v.</sub>

Load circuit shown at front of trock that below pade and rich.

## DIVIDEBYEIWELVE COUNTIER

54/7492

## SWITCHING CHARACTERISTICS V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C

					54/74	1		54/741	.s	
TEST	CONDITIONS				C <sub>L</sub> = 15pF R <sub>L</sub> = 400			CL=15pF RL=2k		
PARAI	METER	FROM INPUT	TO OUTPUT	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNIT
<sup>f</sup> Count	Count frequency	A -	Q <sub>A</sub> Q <sub>B</sub>	10	18		32 16	42	ă,	МНх
t <sub>w</sub>	Width of pulse	A B Reset	Q Q Q				15 30 15			ns
tSetup	Input setup time						25			ns
Propag tPLH tPHL	ation delay time Low-to-high High-to-low	Input Count Pulse	$Q_{D}$		60 60	100 100				ns
<sup>t</sup> PLH <sup>t</sup> PHL	Low-to-high High-to-low	A	QA					10 12	16 18	
IPLH IPHL	Low-to-high High-to-low	A	$Q_{D}$					32 34	48 50	
PLH PHL	Low-to-high High-to-low	В	$Q_{B}$					10 14	16 21	
PLH	Low-to-high High-to-low	В	$Q_{\mathbb{C}}$					10 14	16 21	
PLH	Low-to-high High-to-low	В	$Q_{D}$					21	32 35	
PHL	High-to-low	Set-to-0	Any					26	40	

### RESET/COUNT FUNCTION TABLE

RESET	INPUTS		OUT	PUT	
R <sub>0(1)</sub>	R <sub>0(2)</sub>	QD	<sup>Q</sup> c	QB	QA
Н	Н	L	L	L	L
L	X		COL	JNT	
X	L		COL	JNT	

#### COUNT SEQUENCE

COUNT		OUT	PUT	
	QD	Q <sub>C</sub>	QB	QA
0	L	L	L	L
1	L	L	/ L	Н
2	L	L	Н	L
3	L	L	H	H
4	L	Н	· L	L
5	L	H	L	» H
6	Н	L	L	L
7	Н	L	L	Н
8	Н	L	Н	L
9	Н	L	Н	Н
10	H	Н	L	L
11	Н	H	L	H

Output QA is connected to Input B.

## 4abit binary counter

## SPEED/PACKAGE AVAILABILITY


54 A,F,W 54LS F,W 74 A,F 74LS A,F

## DESCRIPTION


This monolithic counter contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three stage binary counter for which the count cycle length is divide-by-eight.

To use its maximum count length of this counter, the B input is connected to the  $Q_A$  output. The input count pulses are applied to input A and the outputs are as described in the function table.

#### **BLOCK DIAGRAM**



#### PIN CONFIGURATION



#### 54/74LS A,F,W PACKAGE 14 INPUT A INPUT B 1 13 NC R<sub>0(1)</sub>2 12 QA R<sub>0(2)</sub> 3 11 a<sub>D</sub> NC 4 10 GND V<sub>CC</sub> 5 9 Q8 NC 6 8 QC NC 7

## SWITCHING CHARACTERISTICS $V_{CC} = 5V$ , $T_A = 25^{\circ}C$

			1		54/74			4/74L	.s	
TEST (	CONDITIONS			C <sub>L</sub> = 15pF R <sub>L</sub> = 400Ω			C <sub>L</sub> =15pF R <sub>L</sub> =2kΩ			
PARAN	IETER	FROM INPUT	TO OUTPUT	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Count	Count frequency			10	18					MHz
Oodiii		A	QA				32	42		
		В	QB				16			
tw	Width of pulse			50						ns
·W	Width of pales	A	Q				15			4
		В	Q				30			
		Reset	Q	50			15			
<sup>t</sup> Setup	Input setup time						25			ns
Propag tpLH tpHL	ation delay time Low-to-high High-to-low	Input Count Pulse	$Q_{D}$		75 75	135 135				ns
t <sub>PLH</sub>	Low-to-high High-to-low	A	QA					10 12	16 18	
t <sub>PLH</sub>	Low-to-high High-to-low	A	QD					46 46	70 70	
tpLH tpHL	Low-to-high High-to-low	8	QB					10 14	16 21	
t <sub>PLH</sub>	Low-to-high High-to-low	В	QC					21 23	32 35	
t <sub>PLH</sub>	Low-to-high High-to-low	В	QD					34 34	51 51	
tPHL	High-to-low	Set-to-0	Any					26	40	

#### COUNT SEQUENCE

		OUT	PUT	
COUNT	QD	QC	QB	QA
0	L	L	L	L
1	L	L	L	Н
2	L	L	Н	L
3	L	L	H	Н
4	L	Н	L	L
5	L	Н	L	Н
6	L	Н	H	L
7	L	Н	H	H
8	Н	L	L	L
9	Н	L	L	H
10	H	L	Н	L
. 11	Н	L	H'	Н
12	Н	Н	L	L
13	Н	Н	L	Н
14	Н	Н	Н	L
15	H	Н	Н	Н

Output QA is connected to input B


#### RESET/COUNT FUNCTION TABLE

RESET	INPUTS		OUT	PUT	
R <sub>0</sub> (1)	R <sub>0(2)</sub>	ap	ac	QB	QA
Н	Н	L	L	L	L
L .	X	1	COL	THL	
X	L		COL	JNT	

## ABIT BINARY COUNTER

54/7498

## PARAMETER MEASUREMENT INFORMATION



#### **VOLTAGE WAVEFORMS**

#### NOTES:

- NOTES:

  A. Each reset input is tested separately with the other reset at 4.5 V.

  B. Reference waveforms are shown with dashed lines.

  C. V<sub>ref</sub> = 1.8 V.

  Load circuit shown at front of book (for totem pole outputs).

## **DUAL 2-LINE TO 4-LINE DECODER/DEMULTIPLEXER**

#### SPEED/PACKAGE AVAILABILITY

54 F,W

B,F


#### TRUTH TABLE

		2-LINI	E TO 4-LIN	IE DECO	DER		
		INPUTS			OUTF	UTS	
SEL	ECT	STROBE	DATA				
В	A	1G	1C	1Y0	1Y1	1Y2	1Y3
X	Х	Н	X	Н	н	Н	Н
L	L	L	Н	L	H	Н	Н
L	Н	L	Н	Н	L	Н	H
Н	L	L	Н	Н	H	L	H
Н	Н	L	н	Н	н	Н	L
X	X	X	L	Н	Н	Н	Н

		1-LINE TO	4-LINE D	EMULT	PLEXER	t	
		INPUTS			OUTF	PUTS	
SEL	ECT	STROBE	DATA				
В	A	2G	2C	2Y0	2Y1	2Y2	2Y3
X	Х	Н	X	Н	Н	Н	Н
L	L	L	L	L.	Н	Н	H
L	Н	L	L	Н	L	H	H
Н	L	L	L	Н	Н	L	H
Н	Н	L	L	Н	H	H	L
X	X	X	Н	Н	H	Н	Н

†C = inputs 1C and 2C connected together ‡G = inputs 1G and 2G connected together

#### PIN CONFIGURATION



	;	3-L	NE TO 8-L			DER T		INE T	O 8-L	INE	
	11	NPL	JTS				OUT	PUTS			
SE	STROBE OR SELECT DATA			(0)	(1)	(2)	(3)	(4)	(5)	(6)	(7)
ct	В	A	Gţ	2Y0	2Y1	2Y2	2Y3	1Y0	1Y1	1Y2	1Y3
Х	X	X	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	L	L	Н	Н	Н	Н	Н	Н	H
L	L	Н	L	H	L	Н	H	H	H	H	Н
L	Н	L	L	Н	Н	L	H	H	Н	H	H
L	Н	H	L	H	Н	Н	L	H	Н	Н	Н
Н	L	L	L	H	H	Н	Н	L	H	Н	Н
H	L	Н	L	Н	Н	Н	H	Н	L	Н	Н
Н	Н	L	L	Н	Н	Н	Н	Н	Н	L	Н
Н	H	Н	L	Н	H	Н	Н	H	H	Н	L


†C - inputs 1C and 2C connected together ‡G - inputs 1G and 2G connected together

### SWITCHING CHARACTERISTICS VCC = 5V, TA = 25°C

				54/74			
TEST CONDITIONS			CL = 15  RL = 400				
PARAMETER	FROM INPUT	TO OUTPUT	MIN	ТҮР	MAX	LEVELS OF LOGIC	UNIT
Propagation delay time							
<sup>1</sup> PLH Low-to-high	A,B,2C, 1G,2G	Υ		13	20	2	ns
tPHL High-to-low				18	27		
tPLH Low-to-high	A,B	Y		21	32	3	
PHL High-to-low				21	32		
PLH Low-to-high	1C .	Y		16	24	3	
PHL High-to-low			1.3	20	30		

Load circuit and typical waveforms are shown at the front of section

#### LOGIC DIAGRAM







## QUAD D-TYPE EDGE-TRIGGERED FLIP-FLOP

## SPEED/PACKAGE AVAILABILITY

54 F,W 54LS F,W


74LS B

745 B


#### DESCRIPTION

information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positivegoing pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

#### **FUNCTIONAL BLOCK DIAGRAM**



#### PIN CONFIGURATION



#### TRUTH TABLE (EACH FLIP-FLOP)

INPUTS			OUT	PUTS
CLEAR	CLOCK	D	Q	Q
L	X	X	L	Н
Н	1	Н	Н	L
н	1	L	L	H
Н	L	X	Qo	$\overline{Q}_0$

- H high level (steady state)

- H high level (steady state)
  L low level (steady state)
  X irrelevant
  f transition from low to high level
  Oo- the level of Q before the indicated steady-state input conditions were established

					54/74			54/74L	S		54/749		
TEST CO	EST CONDITIONS			CL = 15pF RL = 400Ω			CL=15pF RL=2kΩ			CL = 15pF RL = 280Ω			
PARAMETER		FROM	TO OUTPUT	MIN	ТҮР	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
<sup>f</sup> Clock	Clock frequency			25	35		30	40		75	110		MHz
t <sub>w</sub>	Width of pulse Clock Clear			20			20			12			ns
<sup>1</sup> Setup	Input setup time Data Clear inactive			20 25			20 25			8 15			ns
<sup>1</sup> Hold	Input hold time			0			5			2			ns
Propagat <sup>l</sup> PLH <sup>l</sup> PHL	ion delay time Low-to-high High-to-low	Clear			16 23	25 35		16 23	25 . 35				ns
<sup>1</sup> PLH <sup>1</sup> PHL	Low-to-high High-to-low	Clock	1 1		20 21	30 30		20 21	30 35		9	12 17	
IPHL	Low-to-high High-to-low	Clear	Q								13 13	15 22	

Load circuit and typical waveforms are shown at the front of section

MC1488

## QUAD LINE DRIVER

CURRENT LIMITED OUTPUT: ± 10mA TYP POWER-OFF SOURCE IMPEDANCE: 3000 MIN

- SIMPLE SLEW RATE CONTROL WITH EXTERNAL CAPACITOR FLEXIBLE OPERATING SUPPLY RANGE
- . INPUTS ARE DTL/TTL COMPATIBLE

ABSOLUTE MAXIMUM RATINGS (Note 1)

Supply Voltage V+ Input Voltage (VIN)

**FEATURES** 

Output Voltage Power Dissipation


Operating Temperature Range Storage Temperature Range Lead Temperature (Soldering, 10 sec)

15V -15V ≤ VIN ≤7.0V ±15V 1000mW 0°C to +75°C -65°C to +175°C

+15V


300°C

#### CIRCUIT SCHEMATIC (1/4 CIRCUIT)




#### PIN CONFIGURATION


#### F PACKAGE



#### AC LOAD CIRCUIT



## SWITCHING WAVEFORMS



#### HING CHARACTERISTICS (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX
Propagation Delay to "1" (tpd1) Propagation Delay to "0" (tpd0) Rise Time (tr) Fall Time (tf)	RL = 3.0kΩ, CL = 15pF, TA = 25 C RL = 3.0kΩ, CL = 15pF, TA = 25 C RL = 3.0kΩ, CL = 15pF, TA = 25 C RL = 3.0kΩ, CL = 15pF, TA = 25 C		230 70 75 40	300 175 100 75

NOTES

1. Voltage values shown are with respect to network ground terminal. Positive current is defined as current into the referenced pin.

2. These specifications apply for V = +9.0V + 1%, V = 9.0V + 1%, TA = 0.0 ft. 75, C unless otherwise noted. All typicals are for V = 1A = 25.0.


## APPLICATIONS

By connecting a capacitor to each driver output the slew rate can be controlled utilizing the output current limiting characteristics of the MC1488. For a set slew rate the appropriate capacitor value may be calculated using the following relationship

where C is the required capacitor, ISC is the short circuit current value, and  $\Delta V/\Delta T$  is the slew rate.


RS232C specifies that the output slew rate must not exceed 30V per microsecond. Using the worst case output short circuit current of 12mA in the above equation, calculations result in a required capacitor of 400pF connected to each output.

#### **RS232C DATA TRANSMISSION**




### CHARACTERISTIC CURVES

## OUTPUT VOLTAGE AND CURRENT-LIMITING CHARACTERISTICS




## TYPICAL APPLICATIONS


#### DTL/TTL-TO-MOS TRANSLATOR



#### DTL/TTL-TO-HTL TRANSLATOR



### DTL/TTL-TO-RTL TRANSLATOR



## QUADI INITRE EN SIVERIS

MC1489/MC1489A

MC1489F MC1489A


#### **FEATURES**

- FOUR TOTALLY SEPARATE RECEIVERS PER PACKAGE
- PROGRAMMABLE THRESHOLD
- . BUILT-IN INPUT THRESHOLD HYSTERESIS
- "FAIL SAFE" OPERATING MODE
   INPUTS WITHSTAND ±30V

#### ABSOLUTE MAXIMUM RATINGS


The following apply for TA = 25°C unless otherwise specified. Power Supply Voltage Input Voltage Range Output Load Current 10V ±30V 20mA Power Dissipation
Operating Temperature Range
Storage Temperature Range 1W 0°C to +75°C 65°C to +175°C

#### AC TEST CIRCUIT




#### PIN CONFIGURATION


#### F PACKAGE



### **VOLTAGE WAVEFORMS**



#### CIRCUIT SCHEMATIC




#### SWITCHING CHARACTERISTICS MC1489/MC1489A VCC = 5.0V ±1%, TA = 25°C

0101115750	SHOITIGHES		MC1489	9	A	AC1489	A	.UNIT
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	
Input to Output "High"	R <sub>L</sub> = 3.9k (AC Test Circuit)		25	85		25	85	
Propagation Delay (tpd1) Input to Output "Low"	R <sub>L</sub> = 39011 (AC Test Circuit)		20	50		20	50	
Propagation Delay (tpd0) Output Rise time Output Fall Time	R <sub>L</sub> 3.9k (AC Test Circuit) R <sub>L</sub> = 390Ω (AC Test Circuit)		110	175 20		110	175 20	
							1	

## QUAD LINE RECEIVERS

## MC1489/MC1489A



## LINEAR INTEGRATED CIRCUITS

# TYPES SN52555, SN72555, PRECISION TIMERS

division for the south of the

BULLETIN NO, DL & 7312063, SEPTEMBER 1973


- . Fining from Microseconds to Hours
- Astable or Monostable Operation
- Adjustable Duty Cycle
- Up to 200 mA Sink or Source
  Output Corrent
- TTL Compatible Output
- Designed to be interchangeable with Signetics \$E555/NE555

#### description


The SNS 2555 and SN7 2555 are porolithic timing circuits capable of producing address time delays or oscillation, for the time delay or porostable mode of operation, the timed interval is controlled by a single external resistor, and capacitor, retwork. In the stable mode of operation, the frequency and duty cycle may be independently controlled with two external resistors and a gingle external capacitor.

The threshold and trager, levels are normally stocked.

The threshold and troper levels are cornelly the chirds and one third ispectively of YCC. These seves can be attend by use of the control votes terminary. When the trigger input falls before the trigger levels are are profit for high wars are are profit for an input of the first one and can be used to include an overthe all other countries one to used to include a new times profit for the cutton of the countries o





L PLUG IN PACKAGE.



and the contract the William and Section 1973 and property bands

for upplic of 5 to 15 vote. With a System of Vision State of System of Syste





Resistor values shown are nominal and in ohms.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage (control voltage, reset, threshold, trigger)
Output current ±225 mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2)
Operating free-air temperature range:/ SN52555
SN72555
Storage temperature range65°C to 150°C
Lead temperature 1/16 inch from case for 60 seconds: JP or L package
Lead temperature 1/16 inch from case for 10 seconds: P package

NOTES: 1 All voltage values are with respect to network ground terminal


#### For operation above 25°C free-sir temperature, refer to Dissipation Derating Curve, Figure

### recommended operating conditions

			1	SN5255	5		SN7255	5	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC		, * ·	4.5		18	4.5		16	٧
nput voltage, V <sub>I</sub> (control voltage, re-	et, threshold, trigger)	· · · · · · · · · · · · · · · · · · ·	1	- 6	Vcc			Vcc	٧
Output Current, IO					±200			±200	mA
Operating free-sir temperature, TA			-65	-	125	0		70	°c

#### TYPICAL APPLICATION DATA





NOTE A: Decoupling the control voltage input (pin 5) to ground with a capacitor may improve operation. This should be evaluated for individual applications. FIGURE 14—CIRCUIT FOR ASTABLE OPERATION




FIGURE 15-TYPICAL ASTABLE WAVEFORMS

Addition of a second resistor, R<sub>B</sub>, to the circuit of Figure 11; as shown in Figure 14, and connection of the trigger input to the threshold input will cause the SN52555/SN72555 to self-trigger and run as a multivibrator. The capacitor C will charge through R<sub>A</sub> and R<sub>B</sub> then discharge through R<sub>B</sub> only. The duty cycle may be controlled, therefore, by the values of R<sub>A</sub> and R<sub>B</sub>.

This astable connection results in capacitor C charging and discharging between the threshold-voltage level (≈0.67•V<sub>CC</sub>) and the trigger-voltage level (≈0.33•V<sub>CC</sub>). As in the monostable circuit, charge and discharge times (and therefore the frequency and duty cycle) are independent of the supply voltage.

Figure 15 shows typical waveforms generated during astable operation. The output high-level duration, th, is calculated as:

output low-level duration, ti, as:

The total period is T = th + ti and frequency is

$$f = \frac{1}{T}$$
, or  $f = \frac{1.44}{(R_A + 2R_B)C}$ 

The frequency of oscillation may be determined by referring to the chart shown in Figure 16, which relates free-running frequency, f, to the external resistors RA and RB and the external capacitor C. Duty cycle, D, is determined by the values selected for RA and RB and may be calculated as:

$$D = \frac{R_B}{R_A + R_B}$$




FIGURE 16-FREE-RUNNING FREQUENCY

ภาคผนวก ง

```
START THE PROGRAM
    0000
                      START - ORG
                                          0000H
                      CLEAR ALL REGISTER
    AAAAA AF
                                XRA
    0001 47
                                MOV
                                          BIA
    0002 4F
                                MOU
                                          CAA
    0003 52
                                MOV
                                          DyA
                                MOV
    0004 56
                                          EVA
    0005 67
                                MOU
                                          H,A
L,A
    0005 SF
                                MOV
                                          SP, OFFOH
                                                              SET STACK POINTER
    0007 31F00F
                                LXI
    000A 2608
000C 22FC0F
                                MUT
                                          H . 8
                                                    STORE START POINTER IN READ FOINTER
                                SHLI
                                          RLUC
                                                   STORE START POINTER IN WRITE POINTER
    000F 22FE0F
                                SHLD
                                          WL.OC
                                                    CLEAR MEMORY FOR CHECK BIT CLEAR MEMORY FOR DATA
    0012 32FB0r
                                STA
                                          CBIT
                                STA
                                          DATA
    0015 32F80F
                                                    CLEAR DELAY POINTER
CLEAR FLAG OF 1 LINE FROM DATAPOINT
    0018 32F30F
                                STA
                                          CONT
    001B 32F10F
                                 STA
                                          ELINE
                           SET I/O PORT OF 8255(1)
                           SET PORT A IS AN IN PORT
                           SET PORT B IS AN IN PORT
SET PORT C BIT 0 - 3 IS AN OUT PORT
SET PORT C BIT 4 - 7 IS AN IN PORT
    001E 3E9A
0020 D317
                                          A, 9AH
                                 MUI
                                 OUT
                                          1.7H
                                I/O FORT OF 8255(2)
                           SET FORT GROUP A IS AN OUT PORT
SET PORT GROUP B IS AN IN PORT
                                          A,83H
    0022 3E83
                                 MUI
    0024 D30F
                                 OUT
                                          OFH
                                                    CLEAR REGISTER A
    0026 AF
                                 XRA
                                          A
                                          OFFH
                                                    CLEAR PRINTER
    0027 D3FF
                                 OUT
                                                    CLEAR PRINTER
SET INDICATER RECTEVING DATA
    0029 B316
002B 3E02
                                 OUT
                                           1.6H
                                 MUT
                                          A+2
                                                    *DATA-POINT TRANSMIT
    0020_0300
                                 OUT
                                          OCH
                            SET MODE OF 8251 IS AN ASYNCHRONOUS MODE
SET DATA 7 OR 8 RIT
                            SET BUAD RATE (X16)
                                STOP BIT 1 OR 2
                            SET
5
    002F AF
    0030 0319
                                 OUT
                                           19H
    0032 D319
                                 OUT
                                           19H
    0034 0319
                                 OUT
                                           1911
    0035 3E40
                                 TUM
                                           A + 40H
    0038 1319
                                 OUT
                                           19H
                                                     FIMPUT CONTROL BIT
    003A DB15
                                 IN
                                           15H
                                                     SUBPRESS CLOCK INPUT
    0030 F6FE
                                 ANI
                                           OFEH
                                                     ISET MODE FORMAT OF 8251
ICOTTROL CHARACTER OF 8251
    003E F64E
                                 ORI
                                           4EH
                                 OUT
                                           1911
                                                     10 PAR BUFFER OF 8251
    0042 1018
                                 EN
                                           135
    0044 3E05
0046 D319
                                           A+5
19H
                                 MUL
                                 OUT
                                                     75ET 8251
4
                                                     FINEUT CONTROL BIT
                                           1.5H
    0048 BB15
                                 IN
                                                     SET ADDRESS OF DECODER
    0040 E606
                                           0.614
                                 ANI
5
                                                     SET ADDRESS OF DECODER
    0040 F604
                                 ORI
                                                     TO ADDRESS OF DECODER
    004F 57
0050 2F
                                 M09
                                           Dy A
                                 CMA
    0051 OF
                                 RRC
    0052 OF
                                 RRC
     0003 8680
                                 AMI
                                           80H
    0055 32F90F
                                           ASCIT
                                 STA
                                                              ASE! STACK POINTER
                       PARESC
                                           SP * OFF OH
    0058 31F00F
0058 AF
                                 IXI
                                                     FREADY INDICATOR
     005C 030E
```

```
000E DB10
                                              FAPER?
                           ANI
                                     10H
                                              FAPER REALY
                           JZ
                                     LDATAL
0062 CA6B00
                                              FINEUT SERIAL DATA
0065 CD9100
0068 C35800
                           CALL
                                     INDATA
                                              CHECK PAPER
                                     PAPERC
                           CALL
                                     HOLD
                  LDATA1
006B CD7002
                                              FINPUT DATA
                  LDATA
                            CALL
                                     TNDATA
006E CD9100
                                     A,10H
                            MUI
0071 3F10
                                               READY INDUCATOR
                            OUT
                                     OFH
0073 D30E
                                               #CHECK PAPER
                            IN
                                     144
0075 DB16
0077 E610
                                     10H
                            ANI
                                               FYES
                                     CPAPR
0079 CC7702
                            CZ
                                               #CHECK DATA
                            MOV
                                     A,B
007C 78
007U B1
                            ORA
                                               FIF NO DATA
                                     LCHECK
                            JZ
007E CA8700
                                               FIF THERE IS DATA IN MEMORY TO RRIN
                                      RRTN
0081 CD9900
0084 C36E00
                            CALL
                                     LDATA
                            JMF
                                               INPUT PRINT DEMONSTRATION
                  LCHECK IN
                                      15H
0087 DB15
0089 E608
008B C40C02
                                               PRINT?
                                      8
                            ANI
                                      CHECK
                                               FIF CHECK
                            CNZ
 008E C36E00
                            JMP
                                      LDATA
                       START INPUT DATA FROM 8251 ROUTINE
ATA IN 19H CHRCK STATUS OF 9251
                   TNUATA
                                               *RECTVE READY
*THERE/IS DATA TO WRITE ROUTINE
 0091 0819
 0093-E602
                            ANT
                                      WRTN
 0095 C47F01
                            CNZ
                            RET
 0098 69
                      END INPUT SERIAL ROUTINE
                       START READ ( PRINT ) ROUTINE
                                               FLOAD READ POINTER
                            LHLD
                                      RLOC
                   RETH
 0099 ZAFLOF
                                                DECREMENT NO. OF DATA IN MEMORY FINCREMENT READ POINTER
 009C 5E
009D 0B
                             VOM
                                      EyM
                                      B
                             TICX
                                      H
                             INX
 009F 23
                                                CHECK MEMORY FULL
SAVE READ POINTER
                                      CMEM
 009F CB3002
                             CALL
                                      RLOC
                             SHLD
 0042 22FC0F
                        START LOOK UP TABLE ROUTINE
                                                DECODE DATA
                   RECODE LUAX
 0065 16
                                                CARRIAGE RETURNT
  OOA6 FECT
                                                FYES
                             CZ
                                       CR
  00A8 CC3701
                                       0
                             LUAX
  OOAB IA
OOAC FEOL
                             CPT
                                       1
                                                READY
                             RZ
                                       2
  OOAE C8
                                                SPACE?
                             CFI
  00AF FE02
00B1 CC4401
                                       SPACE
                                                 YES
                             0.7
                                                 BACK SPACE?
                                       .3
  00B4 FE05
                             CFI
                                                 YES
                                       BACK
  06B6 CC5F01
00B9 FE06
                             0.7
                             CPI
                                       6
                                       TAB
                                                 +YES
                             CZ
  OOBB CC5501
                                                 FORM FEED?
                                       17H
  00BE FE17
00C0 CAS800
                              CPI
                                       PAPERC
                                                 FYES
                                                 #SPECIAL CHARACTER?
                              CPI
                                       7
  0003 FE07
  0005 C8
                                       TABLE ROUTINE
                        END LOOK UP
                                        INDATA FINPUT DATA RUUTINE
                    CLOCK .
                              CALL
  0006 CD9100
                                        15H
                              IN
  0009 DB15
0008 E601
                                                 *CLOCKY
                              ANI
                                        CLOCK.
                                                 YES
                                                 FLOAD NO. DATA TO MEMURY POINTER
                              JZ
   0000 CAC600
                                        H. DATA
  0000 21F90F
00D3 34
                              LXT
                              INR
                                        A
                     FRINT
                              XRA
   0004 AF
                                                 CLEAR NO. OF CHECK BIT
                                        CBIT
                              STA
   00D5 32FB0F
                              LDAX
                                        D
   0008 10
                                                 FUNECE EVEN UP OUR BIT
                              RRC
   00D9 OF
                                        CDETT
   000A 007Avi
6000 OF
                              RRC
                                        CDBIT
   come nu/Act.
                              CC
```

_	OPET		. 2.1.	RRC	25 85 85 W W		
•	A second	DC7401		CC	CDBIT		
	00E5		i in in	RRC			
		DC7A01		CC	CDBIT		2
9	OOES			RRC	200 NO. 1/2 NO. 1907		
	f a man a man in	DC7A01	i	CC	CDBIT		
•	OOED			RRC	CT.T.T.T		2
,		DCZA01	The planters of	CC	CDBIT	ACCEPT MENTERS FORTH CETT	
		21FBOF		LXI	HyCBIT	SET MEMORY POINTER	
	00F4			MOV	ArM		2
77	1 10			CMA			*
	00F6	E680	erran de errankerrankrisepse Se	RRC .	0.011	ODD BIT?	
	00F9			ANI MOV	BOH MyA	STORE IN CHECK BIT	- 3
	OOFA			LDAX	D	DECODEED DATA	
		E67F		ANI	ZEH	FOON'T CARE SHIFT BIT	
*	OOFD			ORA	M	SET DATA TO PRINTER	3
		32F60F		STA	CHA1	DATA TO PRINTER	
	0101	The state of the s		LDAX	D	FINPUT DATA TO PRINTER	
•		E680		ANI	80H	MOVE CHARACTER?	3
		C45F01		CNZ	BACK	FOR MOVE	
		3AF60F		LUA	CHAI	DATA TO PRINTER	
5		E640	Service Committee	ANI	40H	SHIFT BIT	9
		CA1401		JZ	OUTD	TO OUTPUT ROUTINE	
		D3FF	A MAN AND AND AND AND AND AND AND AND AND A	OUT	OFFH	FOUT SHIFT BIT TO PRINTER	
	and the state of t	CD6E02		CALL	DELAY4		7
	0114	3AF60F	OUTD	LIA	CHA1	DATA TO PRINTER	
	0117	D3FF		DUT	OFFH	DATA TO PRINT	
•	0119	CD4802		CALL	DELAY1	FDELAY FOR SOLINOID READY	3
	0110	AF		XRA	A	CLAER PRINTER	
	011D	D3FF		OUT	OFFH	*CLEAR	
61	011F	3AF80F		LDA	DATA	;NO. OF DATA IN 1 LINE	3
	0.122	FE64		CPI	100	1100 CHARACTER	
		CC3701		CZ	CR	?YES	1000
	0127	78		MOV	A,B	CHECK MEMORY COUNTER	24
	0128		and the second s	ORA	Α	\$>256T	
	0129			RNZ		FIF HIGHER	
	012A			MOV	A+C		7
		FE05		CFI	5	;LESS THAN 5?	
	0120		The second of	RP		; IF HIGHER	-
	012E			XRA	A	** MEMORY EID	-
		32FAOF	manifest of the second	STA	FULL	** THEMORY FULL ** PECTUAL PAIN FROM BATA RECORT	
		3E02 D30C		DUT	A+2 OCH	*RECIEVING DATA FROM DATA POINT *DATA-POINT TRANSMIT	2
	0136			RET	7671	A WILLIAM OF WELL STREET, STRE	
	ATOU	W.Y.	# ENT		ROUTINE		
			\$ 1,1933	I IVALY I	135/ G 1 & 18k		2
			# STA	RT CARR	TAGE ROUT	INE	
	0137	3E04	CR	MVI	A / 4	CARRIAGE RETURN OUTPUT	
•		CD6901	1071	CALL	OUTCOM	OUTPUT CONTROL ROUTINE	-
	0130			XRA	A	CLEAR NO. OF DATA	
		32F80F		STA	DATA	CLEAR	
		CD5402		CALL	DELAY2	FOELAY FOR CARRIAGE RETURN	3
100	0143			RET			
			\$ END		GE RETURN	ROUTINE	
	7 3 5		<b>\$</b>				3
			; STA	RT SPAC	E ROUTINE		
_		3E02	SPACE	MVI	A+2	SPACE OUTPUT	
-		CD6901		CALL	OUTCOM	FOUTPUT CONTROL ROUTINE	*
		21F80F		LXI	H.DATA	ESET POINTER OF DATA	
_	014C			TMR	M		
	0140			MOU	ArM	FCHECK DATA	79
		FE64		CPI	100	FLOO CHARACTER?	
•		003701		CZ	CR	9YES	-
	0153			POP	Н	FRETURN	-
	0154	( · O		RET			

```
TEND SPACE ROUTINE
                       START TAB ROUTINE
 0155 3E08
0157 CD6901
                                      A+8 TAB OUTPUT OUTCON FOUTPUT CONTROL ROUTINE
                   TAB
                            MUI
                             CALL
                             CALL
015A CD6E02
                                      DELAY4
0150 E1
015E C9
                            POP
                                      H
                             RET
                       END TAB ROUTINE
                       START BACK SPACE ROUTINE
                                              *BACK SPACE OUTPUT
*OUTPUT CONTROL ROUTINE
*SET POINTER OF DATA
 015F 3E01
                         MVI
                   BACK
                                      A . 1
0161 CD6901
0164 21F80F
                                      OUTCON
                             CALL
                             LXI
                                      H, DATA
                                                DECREMENT NO. OF DATA
                             DCR
                                      M
0167 35
 0168 09
                             RET
                       END BACK SPACE ROUTINE
                       START OUTPUT CONTROL ROUTINE
                                              SAVE CONTENT OF A
 0169 F5
                   OUTCON PUSH
                                      PSW
                                               DELAY FOR SOLINGID RETURN
                                      DELAY1
 016A CD4802
                             CALL
                                                LOAD CONTENT OF A.
016D F1
016E D316
                             POP
                                      PSW
                             OUT
                                      16H
                                      DELAY1 (DELAY FOR SOLINGID READY
A CLEAR PRINTER
 0170 CD4802
                             CALL
 0173 AF
0174 D316
                             XRA
                                      16H
                             OUT
                                                CLEAR
 0176 CD4802
                             CALL
                                      DELAY1 #DELAY FOR SOLINGID RETURN
                       RET END OUTPUT CONTROL ROUTINE
.0179 .09
                    START NO. OF DATA BIT ROUTINE
                   CDBIT EXI H.CBIT SET MEMORY POINTER
THR M SINCREMENT CHECK BIT
 017A 21F80F
 0170 34
 017E C9
                             RET
                       END NO. OF CHECK BIT ROUTINE
                       START WRITE ROUTINE
 017F 2AFEOF
                                                FLOAD WRITE POINTER
                   WRIN
                            LHLD
                                      WLOC
                                                FINPUT DATA
FSTORE DATA IN MEMORY
 0182 DB18
                             IN
                                      1.8H
 0184 77
0185 3AF90F
                             MAU
                                      M.A
                                                PASCITY
                                      ASCII
                             LITA
 0188 87
                             ORA
                                      A
 0189 C29801
018C 7E
                                      WMEM
                                                NO
                             JNZ
                             MOV
                                      A,M
 018D E67F
                             ANI
                                      7FH
                                                FSUBPRESS MSB
 018F 77
0190 3AF10F
                             MOV
                                      ELINE
                             LTIA
 0193 E601
                             ANI
 0195 C2D201
0198 FE03
                             INT
                                      WMCK1
                                               $END OF TEXT?
                   WMEM
                             CPI
                                      3
                                      WMEMCK FIF NOT END
 019A C2A301
                             INT
                                      HyELINE FLOAD POINTER
My1 FSET FLAG
 019D 21F10F
01A0 3601
                             LXT
 01A2 C9
                             RET
 01A3 FE28
                   WMEMCK
                             CPI
 01A5 C2B001
                             JNZ
                                      WMCK
 0168 21F10F
                             LXI
                                      H, ELINE
 01AB 3610
01AD C3DC01
                                      M,10H
WMEMDT
                             MVI
                             JMP
 01B0 3AF10F
                   MONW
                             LDA
                                      ELINE
 01B3 B7
01B4 CADC01
                             ORA
                             JZ
                                      WHEME
 0187 7E
                             MOV
                                      A+M.
 01BS FE29
                             CPI
 01BA CAC501
                             12
                                      WMCKO
 01BD 21F10E
                                      HELINE
```

			Same and the second of the		W /\		
	0100	03DC01	T	TVM	M • 0 WMEMDT		*
	0105		WMCK2	MVI	A,1		
		32F10F	WITCHE	STA	ELINE		
		2AFEOF		LHED	WLOC		•
	OICD			DCX	Н	and the same of th	
		22FEOF	en e	SHLD	WLOC		5
	0101			RET	and a large of the con-	The same of the sa	
	0102	7E	WMCK1	MOV	AyM.	CHECK RETURN	
	0103	C2E401	egyalegista andas sagiste international sage the	CPI	ODH	;CARRIAGE RETURN?	
•				JNZ	WMEMDA		
	0108		-	XRA	ELINE	CLEAR REGISTER SET FLAG	Miles Santa
		32F10F	WMEMDT	STA LHLD	WLOC	YOLI TENO	•
١	OIDF	** * * * * * * * * * * * * * * * * * *	WITH 11A-1	INX	H	FINCREMENT WRITE POINTER	
	01E0			INX	В	FINCREMENT DATA IN MEMORY	
		C03002	eren et leden men	CALL	CMEM	CHECK MEMORY FULL	•
•		22FEOF	WMEMDA	SHLD	WLOC	SAVE WRITE POINTER	
		3AF30F	· · · · · · · · · · · · · · · · · · ·	LUA	CONT	DELAY LOOP?	-
	OLEA		28, 52, 67	ORA	A		•
	OLEB	CAFF01		JZ	NEXT	• NO	
	OIEE	21F40F	r 19 - g Nastaron, p	LXI	H. DEDY	LOAD DEDY	8
	01F1	3606		MVI	M+6	DECREMENT & DELAY LOOP	0
	01F3	18	_ LOOP1	DCX	D	DECREMENT DELAY LOOP	
	01F4		1 1 A	MOV	A,D	\$L00P?	•
١,	01F5	CAFF01	and the second	ORA JZ	NEXT	;NO	
				4.5	M	DECREMENT LOOP	1
-	01F9		or the decree of the second	DCR MOV	A.M	7 Action College Colle	6
	OIFB			QRA	A	\$L00P?	1
		C2F301	a ka jan maaya karaan maa ka ka ka maan maan maa	JNZ	LOOP1	;YES -	
	OIFF		NEXT	MOV	AFB	CHECK MEMORY FULL	-
•	0200	FE06		CPI	6		
	0202			RNZ		CHECK MEMORY FULL	~
	0203			MOV	A + C	CHECK METOKI POLL	
	4 10	FECO		CPI	осон	NOT FULL CONTINUE	
_	0206			RNZ MVI	A,81H	STOP DATA-POINT	-
-		3E81		OUT	OCH	STOP DATA-POINT TRANSMIT	
		D30C .	OUGTN	RET	OGH	72701 2000	
2	, Q20B		OWRTH	WRITE P	ROUTINE		-
No.			٥				
	1	a service programme	STA	RT CHECK	C DECODER	ROUTINE	=
-	0200	3E81	CHECK	MVI	A,81H	STOP DATA-POINT TRANSMIT.	
1	0208	D30C		OUT	OCH	AND ANDERSO OF DECOMES	
_		1605		MUI	Dy5	SET ADDRESS OF DECODER	6
*	0212			XRA	A 15H	STOP FRINTER	
		0316		LXI	H,2COH	SET MEMORY POINTER TO TABLE	
-		21C002 22FC0F		SHLD	RLOC	/ Marin 1 (Marine)	-
49		2AFCOF	NXCHE	LHLD	RLOC	FOINTER OF MEMORY	
	0216		13/3/4/11	MOV	EM	SET DECODER	
		CDASOO	Also North Art	CALL	DECODE	DECODE ROUTINE	-
		2 2AFCOF		LHLD	RLOC	FLOAD FOINTER	
	0225	23		XNI	Н	NEXT ADDRESS	
•	0226	22FCOF		SHLD	RLOC	SAVE POINTER	
		70		MOV	ArH	CHECK ADDRESS	
_	0226	EE04		XRI	NXCHE	FNU?	*
		C21BO2		JNZ	RVC'ME	7 755	
	022	C9		RET	DECODER F	COULTNE	
	a 2 *		\$ EV.	U UNEUN	DECEMBER !	ALINE LAUNE	2
			, ST	ART CHEC	K MEMORY	ROUTINE	
	0230	3 7D	CMEM	MOV	AIL		
-		TESFO	T. U.S.	ANI	OFOH		
-		3 B4		DRA	H.	The state of the s	

4	5	2
1	')	3
	1	-

						18 18	
	0234	FECF		CPI	OCFH	Washing Tar	1
0	0236			RNZ	VOI 11	1,0019954	,
			and the first of the second	a to a con-			
		210008	and the state of	LXI	H,800H		
_	: 023A	C9	1.30	RET			
0			END	CHECK MI	EMORY ROL	JTINE	-
	1		4	778 - ( 44794)u 1			
* Wardward	record over the w	e seed to be a seed to be	BTAL	T DELAY	COLLY TAIC	and the property of the same of the same of the same of	
0	COTE	CTIOLAA				A YMOUN FANA	
		CD9100	DELAY	CALL	INDATA	FINPUT DATA	
	053E			VOM	AyII	FEND LOOP?	
	023F			ORA	E		
100	0240	C8	Maria de la companya	RZ			
	0241	1B		DCX	D	DECREMENT LOOP	
	0242		· · · · · · · · · · · · · · · · · · ·	MOV		7 Ad to to 1 Visin 1 the 1 V 1 Time (7 V)	
-	0243				ArD		-
120	a had a live as a		of \$ . or . No	DRA	E	The state of the s	
		C23B02		JNZ	DELAY	NOT END	
	0247	C9	1.0	RET	· * 25		
Fig.			" Year or the			the second section of the second section of the second section of the second section s	-
	0248	DS	DELAY1	FUSH	D	SAVE DECODER ADDRESS	
		3E01	*** *** *** *** *** ***	MVI	Arl	A STATE OF THE STA	
60		32F30F		STA	CONT	CET DELAY LOOP	~
	1	The second of th		e et et a transport		SET DELAY LOOP	
		118403		LXI	D,900	FDELAY 35 MSEC	
		CD3B02		CALL	DELAY	*DELAY	
	0254	D1		POP	D	SET DECODER ADDRESS	~
	0255	AF		XRA	A		
7		32F30F	And the second second		4	ACTUAD DOTAITED	
-	0259			STA	CONT	CLEAR POINTER	
	VEJY	V 7	3	RET	6 8 8		
		Taris amount			Table Services		
1 T		21F50F	DELAY2	LXI	H. DLAY	SET COUNTER DELAY	
	0250	361E		MVI	M+30	SET DELAY 1 SEC FOR CARRIAGE RETURN	~
	025F	21F50F	DELAY3	LXI	H, DLAY		
- 50.00	0262		A STATE OF THE	DCR	M	\$L006	
4		CD4802		CALL	DELAY1	DELAY 35 MSEC	^
			telefreti mara é e				
		3AF50F		LDA	DLAY	CHECK COUNTER DELAY	
	0269		State of the same	ORA	A		5.1
9	026A	C25F02		JNZ .	DELAY3	FNOT END	-
	: 0260	C9		RET			
	Are heren	erer a la se e e e e e e					
.0	026E	21F50F	DELAY4	LX1	H.DLAY		-
			- 7-7-7-1	- 10 1		AGET DA MARA CON CHIEF	
		3602		MVI	M = 2	FSET 70 MSEC FOR SHIFT	
_		CD5F02		CALL	DELAY3		
	0276	09		RET			
			FEND	DELAY RO	DUTINE		
			į				
-	1		STAF	RT CHECK	PAPER RO	DUTINE	1
	0277	CD7D02	CPAPR	CALL	HOLD		
	1		CH PH IX	1000000			
~		C35800	CIPCE	JMF	PAPERC	A WARFILL T. A T. A	
2,1		CD9100	HOLD	CALL	INDATA	; INPUT DATA	
	0580	DB16		IN	16H	FINPUT READY SW.	
	0282	E610		ANI	10H	FREADY SW.PRESS	
1		CA7D02		JZ	HOLD		-
	0287		· · · · · · · · · · · · · · · · · · ·	RET			
	A201	W /	e main		ABITTE DOWN	TTHE	
1	:		ENU	CHECK P	APER ROU	LINC.	-
	1		7.	m.c.			
			, END	OF JOB I	ROUTINE		
	0288		EOURTN	XRA	A		
	0289	D3FF		OUT	OFFH		~
	0288	C7.		RST	0	#STOP PROGRAM	
	OFF1		ELINE	EQU	OFF1H	FLOCATION OF ENDLINE FROM DATAPOINT	
199	OFF2		CHA2	EQU	OFF2H	FLOCATION OF CHECK INPUT	-
						•	
	OFF3		CONT	EQU	OFF3H	FLOCATION OF DELAY POINTER	
	OFF4		DEDY	ERU	OFF4H	FLOCATION OF DELAY LOOP	
1	OFF5	· • • • • • • • • • • • • • • • • • • •	DLAY	EQU	OFF5H	FLOCATION OF COUNTER DELAY	1
	OFF6	TO THE RESERVE	CHA1	EQU	OFFSH	*LOCATION OF INPUT DATA	
	OFFZ				OFF7H	FLOCATION OF CONTROL BIT OF PRINTER	
~			CONTROL				~
	OFF8			EQU	OFF8H		
	OFF9		ASULL .	EQUI	OFF9H	LOCATION OF ASCII FOR FRINT	
	OFFA		FULL.	EQU'	OFFAH	FLOCATION OF FLAG FOR MEMORY FULL	1
. 6	OFFE	**	CBIT	EQU	OFFRH	FLUCATION OF CONTENT OF CHECK BILL	4
	OFFC		RL0C	EQU	OFFCH	FLOCATION OF READ POINTER IN MEADEY	
	OFFE					FLOCATION OF WRITE POINTER IN MESORY	
^	0280		WL.OC	EQU	OFFEH		•
6.4	ANDON			END	START	STOP FRUGRAM	

- -

•

12

0

ภาคผนวก จ

#### MAGNET COIL SPECIFICATIONS

Magnet coils may be found in both 24 and 48 volt operating ranges (Figure 4). The character selection, operational, and lower case shift magnets will operate within 10 milliseconds at their rated voltages. The upper case magnet, red ribbon shift magnet, and keyboard lock solenoid will operate within 12 milliseconds when operated at their rated voltage. The chart below gives the resistance and current ratings of the various magnets. Operation can be maintained at +10% of rated voltage, however, the operating speeds will vary.

NOTE: Magnet and triplink adjustments will affect pick time.

	,				
Where	Rated††	Resis	Max.		
Used	Voltage	Low	Rated	High	mA*
Keyboardt	48	329	358	397	146
Lock	24	100	105	110	240
Upper Case	48	221	240	259	217
Shift**	24	62	65	68	387
One Magnett	48	345	395	455	139
Ribbon Shift	24	125	137	150	192
All	48	432	475	518	111
Others	24	122	128	133	197
1					

<sup>\*</sup>Theoretical maximum current (in Milliamperes) at rated voltage – computed as ratio of rated voltage to low resistance.

Figure 4 - Magnet Coil Specifications

<sup>\*\*</sup>Also red magnet of Two Magnet ribbon shift.

†100% Duty Cycle. The Duty Cycle of all other magnets is
described as "sufficient to provide continuous machine
operation when magnet pulses are gated by the Feedback
and Interlock Contacts."

## ประวัติผู้เขียน

นายสมโภชน์ อุไรเวโรจนากร เกิดวันที่ 16 สิงหาคม 2498 ที่จังหวัดกรุงเทพฯ สำเร็จการศึกษาขั้นปริญญาบัณฑิตจากจุฬาลงกรณมหาวิทยาลัย ได้รับปริญญาวิศวกรรมศาสตร์บัณฑิต ในปี พ.ศ. 2521 ปัจจุบันทำงานอยู่ธนาคารกสิกรไทย สีลม

