บรรณานุกรม

ภาษาไทย

สมศักดิ์ เตชะเศรษฐ์ธนะ. เทเลเท็กซ์ (การส่งข่าวสารอิเลคทรอนิคส์). <u>เซมิคอนดัคเตอร์ อิเลคทรอนิคส์.</u> 75 (กุมภาพันธ์ 2530): 164-175.

ชวัช เมฆสวรรค์,คร. และ ซาวามูระ,โยชิคะซึ. <u>เทคนิคการซ่อมเครื่องรับ โทรทัศน์สี.</u> กรุงเทพมหานคร: กุรุสภาลาคพร้าว, 2533.

เทเลอิมฟอร์เมชั่น,บริษัท,จำกัด.<u>เอกสารแนะนำระบบเทเลเทกซ์.</u>กรุงเทพฯ,ม.ป.ป.
เจน สงสมพันธุ์, นิคม อนันตทิพย์. <u>เทคโนโลยีโทรทัศน์</u>.เอดิสันเพรสโพรดักส์.กรุงเทพ,2533

<u>ภาษาอังกฤษ</u>

Zorkoezy, Peter. Information Technology An Introduction. New York: VAN NOSTRAND REINHOLD. 1984.

Money, Streve, A. Teletext and Viewdata. Newnes Technical Book. n.d.

Kinghorn, J.R. Enhanced Computer Controlled Teletext SAA5243 Series User Manual.

English: Micham, 1989. 143 pp.

ภาคผนวก

ภาคผนวก ก. I²C Bus Specification

Contents - The I ² C-bus Specification	Page
1.0 Introduction	1
2.0 The I ² C-bus concept	1
3.0 General characteristics	5
4.0 Bit transfer 4.1 Data validity 4.2 START and STOP conditions	5
5.0 Transferring data 5.1 Byte format 5.2 Acknowledge	5
 6.0 Arbitration and clock generation 6.1 Synchronization 6.2 Arbitration 6.3 Use of the clock synchronizing mechanism as a handshake 	7
7.0 Formats	10
8.0 Addressing 8.1 Definition of bits in the first byte 8.1.1 General call address 8.1.2 Start byte 8.1.3 CBUS compatibility	13
9.0 Electrical specifications of inputs and outputs of I ² C-bus interface	ces 19
10.0 Timing	21
11.0 'Low-speed' mode 11.1 START and STOP conditions 11.2 Data format and timing	23
Appendix A - Values of resistors R _p and R _s	2
Appendix B - Note to section 6.2	2

Full details of Philips' I^2C -bus compatible ICs is given in Data Handbook IC12, ordering code 9398 153 10011

Purchase of Philips' I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specification defined by Philips.

1.0 Introduction

For 8-bit applications, such as those requiring single-chip microcomputers, certain design criteria can be established:

- · A complete system usually consists of at least one microcomputer and other peripheral devices such as memories and I/O expanders.
- The cost of connecting the various devices within the system must be kept to a
- Such a system usually performs a control function and doesn't require high-speed data transfer.
- Overall efficiency depends on the devices chosen and the interconnecting bus structure.

To produce a system to satisfy these criteria, a serial bus structure is needed. Although serial buses don't have the throughput capability of parallel buses, they do require less wiring and fewer connecting pins. However, a bus is not merely an interconnecting wire, it embodies all the formats and procedures for communication within the system.

ICs communicating with each other on a serial bus must have some form of protocol which avoids all possibilities of confusion, data loss and blockage of information. Fast ICs must be able to communicate with slow ICs. The system must not be dependent on the ICs connected to it, otherwise modifications or improvements would be impossible. A procedure has also to be devised to decide which IC will be in control of the bus and when. And if different ICs with different clock speeds are connected to the bus - the bus clock source must be defined.

. All these criteria are involved in the specification of the I²C-bus.

2.0 The I2C-bus concept

The I²C-bus supports ICs manufactured with any process (NMOS, CMOS, I²L). Two wires, serial data (SDA) and serial clock (SCL) carry information between the ICs connected to the bus. Each IC is recognised by a unique address - whether it's a microcomputer, LCD driver, memory or keyboard interface - and can operate as either a transmitter or receiver, depending on the function of the ICs we're considering. Obviously an LCD driver is only a receiver, while a memory can both receive and transmit data. In addition to transmitters and receivers, ICs can also be considered as masters or slaves when performing data transfers (see Table 1). A master is the IC which initiates a data transfer on the bus and generates the clock signals to permit that transfer. At that time, any IC addressed is considered a slave.

The I²C-bus is a multi-master bus. This means that more than one IC capable of controlling the bus can be connected to it. As masters are usually microcomputers, let's consider the case of a data transfer between two microcomputers connected to the I²C-bus (Fig.1). This highlights the master-slave and receiver-transmitter relationships to be found on the I2C-bus. It should be noted that these relationships are not permanent, but only depend on the direction of data transfer at that time. The transfer of data would proceed as follows:




Fig.1 Typical I²C-bus configuration

- 1) Suppose microcomputer A wants to send information to microcomputer B:
 - microcomputer A (master), addresses microcomputer B (slave)
 - microcomputer A (master transmitter), sends data to microcomputer B (slave receiver)
 - microcomputer A terminates the transfer.
- 2) If microcomputer A wants to receive information from microcomputer B:
 - microcomputer A (master) addresses microcomputer B (slave)
 - microcomputer A (master receiver) receives data from microcomputer B (slave transmitter)
 - microcomputer A terminates the transfer.

Even in this case, the master (microcomputer A) generates the timing and

The possibility of connecting more than one microcomputer to the I²C-bus means terminates the transfer. that more than one master could try to initiate a data transfer at the same time. To avoid the chaos that might ensue from such an event - an arbitration procedure has been developed. This procedure relies on the wired-AND connection of all I2C

If two or more masters try to put information onto the bus, the first to produce interfaces to the I2C-bus. a 'one' when the other produces a 'zero' will lose the arbitration. The clock signals during arbitration are a synchronised combination of the clocks generated by the masters using the wired-AND connection to the SCL line (for more detailed information concerning arbitration see section 6.0).

Generation of clock signals on the I²C-bus is always the responsibility of master ICs; each master generates its own clock signals when transferring data on the bus. Bus clock signals from a master can only be altered when they are stretched by a slow-slave IC holding-down the clock line, or by another master when arbitration takes place.

Table 1 Definition of I²C-bus terminology

Transmitter:	the IC which sends data to the bus
Receiver:	the IC which receives data from the bus
Master:	the IC which initiates a transfer, generates clock signals and terminates a transfer
Slave:	the IC addressed by a master
Multi-master:	more than one master can attempt to control the bus at the same time without corrupting the message
Arbitration:	procedure to ensure that if more than one master simultaneously tries to control the bus, only one is allowed to do so and the message is not corrupted
Synchronizati	on: procedure to synchronize the clock signals of two or more
5,110122	ICs




Fig.2 Connection of I²C interfaces to the I²C-bus




Fig.3 Bit transfer on the I²C-bus




Fig.4 START and STOP conditions




Fig.5 Data transfer on the I²C-bus



3.0 General characteristics

Both SDA and SCL are bidirectional lines, connected to a positive supply voltage via a pull-up resistor (see Fig.2). When the bus is free, both lines are HIGH. The output stages of I²C interfaces connected to the bus must have an open-drain or open-collector to perform the wired-AND function. Data on the I²C-bus can be transferred at a rate up to 100 kbit/s. The number of interfaces connected to the bus is solely dependent on the limiting bus capacitance of 400 pF.

4.0 Bit transfer

Due to the variety of different technology ICs (CMOS, NMOS, I^2L) which can be connected to the I^2C -bus, the levels of the logical '0' (LOW) and '1' (HIGH) are not fixed and depend on the associated level of V_{DD} (see section 9.0 for Electrical specifications). One clock pulse is generated for each data bit transferred.

4.1 Data validity

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW (Fig.3).

4.2 START and STOP conditions

Within the procedure of the I^2 C-bus, unique situations arise which are defined as START and STOP conditions (see Fig.4).

A HIGH to LOW transition of the SDA line while SCL is HIGH is one such unique case. This situation indicates a START condition.

A LOW to HIGH transition of the SDA line while SCL is HIGH defines a STOP condition.

START and STOP conditions are always generated by the master. The bus is considered to be busy after the START condition. The bus is considered to be free again a certain time after the STOP condition. This bus free situation will be described in detail later (in section 10.0).

Detection of START and STOP conditions by ICs connected to the bus is easy if they incorporate the necessary interfacing hardware. However, microcomputers with no such interface have to sample the SDA line at least twice per clock period to sense the transition.

5.0 Transferring data

5.1 Byte format

Every byte put on the SDA line must be 8-bits long. The number of bytes that can be transmitted per transfer is unrestricted. Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit (MSB) first (Fig.5). If a receiver can't receive another complete byte of data until it has performed some other function, for example, servicing an internal interrupt, it can hold the clock line SCL LOW to force the transmitter into a wait state. Data transfer then continues when the receiver is ready for another byte of data and releases clock line SCL.

In some cases, it's permissible to use a different format from the I²C-bus format (for CBUS compatible ICs for example). A message which starts with such an address can be terminated by generation of a STOP condition, even during the transmission of a byte. In this case, no acknowledge is generated (see section 8.4).




Fig.6 Acknowledge on the I²C-bus




Fig.7 Clock synchronization during the arbitration procedure

5.2 Acknowledge

Data transfer with acknowledge is obligatory. The acknowledge-related clock pulse is generated by the master. The transmittier releases the SDA line (HIGH) during the acknowledge clock pulse.

The receiver has to pull down the SDA line during the acknowledge clock pulse so that it remains stable LOW during the high period of this clock pulse (Fig.6). Of course, set-up and hold times must also be taken into account and these will be described in section 10.0.

Usually, a receiver which has been addressed is obliged to generate an acknowledge after each byte has been received (except when the message starts with an RC-5 or CBUS address - see section 8.1.3).

When a slave receiver doesn't acknowledge on the slave address (for example, it's unable to receive because it's performing some real-time function), the data line has to be left HIGH by the slave. The master can then generate a STOP condition to abort the transfer.

If a slave receiver acknowledges the slave address but, some time later in the transfer cannot receive any more data bytes, the master must again about the transfer. This is indicated by the salve not generating the acknowledge on the first byte to follow. The slave leaves the data line HIGH and the master generates the STOP condition.

If a master receiver is involved in a transfer, it must signal the end of data to the slave transmitter by not generating an acknowledge on the last byte that was clocked out of the slave. The slave transmitter must release the data line to allow the master to generate the STOP condition.

6.0 Arbitration and clock generation

6.1 Synchronization

All masters generate their own clock on the SCL line to transfer messages on the I^2 C-bus. Data is only valid during the clock HIGH period. A defined clock is therefore needed for the bit-by-bit arbitration procedure to take place.

Clock synchronization is performed using the wired-AND connection of I²C interfaces to the SCL line. This means that a HIGH to LOW transition on the SCL line will cause the ICs concerned to start counting off their LOW period and, once an IC clock has gone LOW, it will hold the SCL line in that state until the clock HIGH state is reached (Fig.7). However, the LOW to HIGH transition of this clock may not change the state of the SCL line if another clock is still within its LOW period. The SCL line will therefore be held LOW by the IC with the longest LOW period. ICs with shorter LOW periods enter a HIGH wait-state during this time.

When all ICs concerned have counted off their LOW period, the clock line will be released and go HIGH. There will then be no difference between the IC clocks and the state of the SCL line and all the ICs will start counting their HIGH periods. The first IC to complete its HIGH period will again pull the SCL line LOW.

In this way, a synchronised SCL clock is generated with its LOW period determined by the IC with the longest clock LOW period, and its HIGH period determined by the one with the shortest clock HIGH period.

6.2 Arbitration (see also Appendix B)

Arbitration takes place on the SDA line in such a way that the master which transmits a HIGH level, while another master is transmitting a LOW level will




Fig.8 Arbitration procedure of two masters




Fig.9 A complete data transfer

switch off its DATA output stage because the level on the bus doesn't correspond to its own level.

Arbitration can continue for many bits. Its first stage is comparison of the address bits (addressing information is in section 8.0). If the masters are each trying to address the same IC, arbitration continues with comparison of the data. Because address and data information on the I²C-bus is used for arbitration, no information is lost during this process.

A master which loses the arbitration can generate clock pulses until the end of the byte in which it loses the arbitration.

If a master loses arbitration during the addressing stage, it's possible that the winning master is trying to address it. The losing master must therefore switch over immediately to its slave receiver mode.

Figure 8 shows the arbitration procedure for two masters. Of course, more may be involved (depending on how many masters are connected to the bus). The moment there is a difference between the internal data level of the master generating DATA 1 and the actual level on the SDA line, its data output is switched off, which means that a HIGH output level is then connected to the bus. This will not affect the data transfer initiated by the winning master. Since control of the I²C-bus is decided solely on the address and data sent by competing masters, there is no central master, nor any order of priority on the bus.

6.3 Use of the clock synchronising mechanism as a handshake

In addition to being used during the arbitration procedure, the clock synchronization mechanism can be used to enable receivers to cope with fast data transfers, on either a byte level or a bit level.

On the byte level, an IC may be able to receive bytes of data at a fast rate, but needs more time to store a received byte or prepare another byte to be transmitted. Slaves can then hold the SCL line LOW after reception and acknowledgement of a byte to force the master into a wait state until the slave is ready for the next byte transfer in a type of handshake procedure.


On the bit level, an IC such as a microcomputer without a hardware I²C interface on-chip can slow down the bus clock by extending each clock LOW period. In this way, the speed of any master is adapted to the internal operating rate of this IC.

7.0 Formats


Data transfers follow the format shown in Fig.9. After the START condition, a slave address is sent. This address is 7 bits long, the eighth bit is a data direction bit (R/\overline{W}) - a 'zero' indicates a transmission (WRITE), a 'one' indicates a request for data (READ). A data transfer is always terminated by a STOP condition generated by the master. However, if a master still wishes to communicate on the bus, it can generate another START condition and address another slave without first generating a STOP condition. Various combinations of read/write formats are then possible within such a transfer.

Possible data transfer formats are:

a) Master transmitter transmits to slave receiver. Direction is not changed.




b) Master reads slave immediately after first byte.



At the moment of the first acknowledge, the master transmitter becomes a master receiver and the slave receiver becomes a slave transmitter. This acknowledge is still generated by the slave.

The STOP condition is generated by the master.

c) Combined formats.



During a change of direction within a transfer, the START condition and the slave address are both repeated, but with the R/W bit reversed.

NOTES:

- Combined formats can be used, for example, to control a serial memory. During the first data byte, the internal memory location has to be written. After the START condition is repeated, data can be transferred.
- 2) All decisions on auto-increment or decrement of previously accessed memory locations etc. are taken by the designer of the IC.
- 3) Each byte is followed by an acknowledge as indicated by the A blocks in the sequence.
- 4) I²C-bus compatible ICs must reset their bus logic on receipt of a START condition such that they all anticipate the sending of a slave address.




Fig.10 The first byte after the start procedure

8.0 Addressing

The addressing procedure for the I²C-bus is such that the first byte after the START condition determines which slave will be selected by the master. Usually, this first byte follows that start procedure. The exception is the 'general call' address which can address all ICs. When this address is used, all ICs should, in theory, respond with an acknowledge. However, ICs can be made to ignore this address. The second byte of the general call address then defines the action to be taken.

8.1 Definition of bits in the first byte

The first seven bits of the first byte make up the slave address (Fig. 10). The eighth bit is the LSB (least significant bit). It determines the direction of the message. A 'zero' in the least significant position of the first byte means that the master will write information to a selected slave. A 'one' in this position means that the master will read information from the slave.

When an address is sent, each IC in a system compares the first 7 bits after the START condition with its address. If they match, the IC considers itself addressed by the master as a slave receiver or slave transmitter, depending on the R/W bit.

A slave address can be made-up of a fixed and a programmable part. Since it's likely that there will be several identical ICs in a system, the programmable part of the slave address enables the maximum possible number of such ICs to be connected to the I²C-bus. The number of programmable address bits of an IC depends on the number of pins available. For example, if an IC has 4 fixed and 3 programmable address bits, a total of 8 identical ICs can be connected to the same bus.

The I²C-bus committee coordinates allocation of I²C addresses. The bit combination 1111XXX of the slave address is reserved for future extension purposes. Address 1111111 is reserved as the extension address. This means that the addressing procedure will be continued in the next byte(s). ICs that don't use the extended addressing don't react on reception of this byte. The seven other possibilities in group 1111 will also only be used for extension purposes but are not yet allocated. Combination 0000XXX has been defined as a special group. The following addresses have been allocated (also see notes on next page):

first by	te	
SLAVE ADDRESS	R∕₩	
0000 000	0 general call address	
0000 000	1 start byte	
		see
0000 001	X CBUS address	NOTES on page 15
0000 010	X Address reserved for different bus format	
0000 011	X)	
0000 100	X	
0000 101	X to be defined	
0000 110	X	
0000 111	x)	




Fig.11 General call address format




Fig.12 Sequence of a programming master



NOTES:

- 1) No IC is allowed to acknowledge at the reception of the START byte.
- 2) The CBUS address has been reserved to enable the inter-mixing of CBUS compatible and I²C-bus compatible ICs in the same system. I²C-bus compatible ICs are not allowed to respond on reception of this address.
- 3) The address reserved for a different bus format is included to enable I²C and other protocols to be mixed. Only I²C-bus compatible ICs that can work with such formats and protocols are allowed to respond to this address.

8.1.1 General call address

The general call address should be used to address every IC connected to the I²C-bus. However, if an IC doesn't need any of the data supplied within the general call structure, it can ignore this address by not acknowledging. If an IC does require data from a general call address, it will acknowledge this address and behave as a slave receiver. The second and following bytes will be acknowledged by every slave receiver capable of handling this data. A slave which cannot process one of these bytes must ignore it by not acknowledging. The meaning of the general call address is always specified in the second byte (Fig.11).

There are two cases to consider:

- · When the least significant bit B is a 'zero'.
- · When the least significant bit B is a 'one'.

When B is a 'zero'; the second byte has the following definition:

- 00000110 (H'06') Reset and write programmable part of slave address by software and hardware. On receiving this 2-byte sequence, all ICs designed to respond to the general call address will reset and take in the programmable part of their address. Precautions have to be taken to ensure that an IC is not pulling down the SDA or SCL line after applying the supply voltage, since these low levels would block the bus.
- 00000010 (H'02') Write slave address by software only. All ICs which obtain the programmable part of their address by software (and which have been designed to respond to the general call address) will enter a mode in which they can be programmed. The IC will not reset.

 An example of a data transfer of a programming master is shown in Fig.12 (ABCD represents the fixed part of the address).
- 00000100 (H'04') Write slave address by hardware only. All ICs which define the programmable part of their address by hardware (and which respond to the general call address) will latch this programmable part at the reception of this two byte sequence. The IC will not reset.
- 00000000 (H'00') This code is not allowed to be used as the second byte.

 Sequences of programming procedure are published in the appropriate IC data sheets.

The remaining codes have not been fixed and ICs must ignore them.




Fig.13 Data transfer from a hardware master transmitter




Fig.14 Data transfer by a hardware transmitter capable of dumping data directly to slave ICs

- (a) Configuring master sends dump address to hardware master
- (b) Hardware master dumps data to selected slave




Fig.15 Start byte procedure

When B is a 'one'; the 2-byte sequence is a 'hardware general call'. This means that the sequence is transmitted by a hardware master IC, such as a keyboard scanner, which cannot be programmed to transmit a desired slave address. Since a hardware master doesn't know in advance to which IC the message has to be transferred, it can only generate this hardware general call and its own address - identifying itself to the system (Fig. 13).

The seven bits remaining in the second byte contain the address of the hardware master. This address is recognised by an intelligent IC, such as a microcomputer, connected to the bus which will then direct the information from the hardware master. If the hardware master can also act as a slave, the slave address is

identical to the master address.

In some systems, an alternative could be that the hardware master transmitter is set in the slave receiver mode after the system reset. In this way, a system configuring master can tell the hardware master transmitter (which is now in slave receiver mode) to which address data must be sent (Fig. 14). After this programming procedure, the hardware master remains in the master transmitter mode.

8.1.2 start byte

Microcomputers can be connected to the I2C-bus in two ways. A microcomputer with an on-chip hardware I²C-bus interface can be programmed to be only interrupted by requests from the bus. When the IC doesn't have such an interface, it must constantly monitor the bus via software. Obviously, the more times the microcomputer monitors, or polls, the bus the less time it can spend carrying out its intended function. There is therefore a speed difference between fast hardware ICs and a relatively slow microcomputer which relies on software polling.

In this case, data transfer can be preceded by a start procedure which is much

longer than normal (Fig. 15). The start procedure consists of:

- a) A START condition S
- b) A start byte 00000001
- c) An acknowledge clock pulse
- d) A repeated START condition Sr

After the START condition S has been transmitted by a master which requires bus access, the start byte (00000001) is transmitted. Another microcomputer can therefore sample the SDA line at a low sampling rate until one of the seven zeros in the start byte is detected. After detection of this LOW level on the SDA line, the microcomputer can switch to a higher sampling rate to find the repeated START condition Sr which is then used for synchronization.

A hardware receiver will reset on receipt of the repeated START condition Sr

and will therefore ignore the start byte.

An acknowledge-related clock pulse is generated after the start byte. This is present only to conform with the byte handling format used on the bus. No IC is allowed to acknowledge the start byte.




Fig.16 Data format of transmissions with CBUS receiver/transmitter




Fig.17 Fixed input level ICs connected to the ${\rm I}^2{\rm C}$ -bus




Fig.18 ICs with a wide range of supply voltages connected to the ${\rm I}^2{\rm C}$ -bus

8.1.3 CBUS compatibility

Existing CBUS receivers can be connected to the I²C-bus. However, in this case, a third line called DLEN has to be connected and the acknowledge bit omitted. Normally, I²C transmissions are sequences of 8-bit bytes; CBUS compatible ICs have different formats however.

In a mixed bus structure, I²C-bus compatible ICs are not allowed to respond to the CBUS message. For this reason, a special CBUS address (0000001X) to which no I²C-bus compatible IC will respond, has been reserved. After transmission of the CBUS address, the DLEN line can be made active and transmission, according to the CBUS format, can be performed (Fig.16). After the STOP condition, all ICs are again ready to accept data.

Master transmitters are allowed to generate CBUS formats after having sent the CBUS address. Such a transmission is terminated by a STOP condition, recognised by all ICs. In the 'low speed' mode (see Section 11.0), full 8-bit bytes must always be transmitted and the timing of the DLEN signal adapted.

NOTE: If the CBUS configuration is known, and expansion with CBUS compatible ICs isn't foreseen, the designer is allowed to adapt the hold time to the specific requirements of IC(s) used.

9.0 Electrical specifications of inputs and outputs of I2C interfaces

The I^2C -bus allows communication between ICs fabricated in different technologies which might also operate from different supply voltages. For interfaces with fixed input levels, operating on a supply voltage of 5 V \pm 10%, the following levels have been defined:

 $V_{IL max} = 1.5 \text{ V (maximum input LOW voltage)}$

 $V_{IH min} = 3.0 V (minimum input HIGH voltage)$

Interfaces in ICs operating from a fixed supply voltage other than 5 V (e.g. I^2L ICs), must also have these input levels of 1.5 V and 3.0 V for V_{IL} and V_{IH} respectively.

For ICs capable of operating from a wide range of supply voltages (e.g. CMOS ICs), the following levels have been defined:

 $V_{IL \text{ max}} = 0.3 V_{DD}$ (maximum input LOW voltage)

 $V_{IH min} = 0.7 V_{DD}$ (minimum input HIGH voltage)

The maximum output LOW level for both groups is:

 $V_{OL max} = 0.4 V at 3 mA sink current.$

The maximum LOW level input current at $V_{OL\ max}$ of both the SDA and SCL pin of an I²C-bus compatible IC is -10 μ A, including the leakage current of a possible output stage.

The maximum HIGH level input current at 90% V_{DD} for both the SDA and SCL pin of an I²C-bus compatible IC is 10 μ A, including the leakage current of a possible output stage.

The maximum capacitance of both the SDA and SCL pin of an I²C-bus compatible IC is 10 pF.

 I^2C interfaces with fixed input levels can each have their own power supply of 5 V \pm 10%. Pull-up resistors can be connected to any supply (Fig.17). However, I^2C




Fig.19 Interfaces with input levels related to $V_{\mbox{DD}}$ mixed with fixed input level interfaces on the I^2C -bus




Fig.20 Series resistors (R_s) for protection against high-voltage spikes

interfaces with input levels related to V_{DD} must have one common supply line to which the pull-up resistor is also connected (Fig. 18).

When ICs having interfaces with fixed input levels are mixed with ICs which have interfaces with input levels related to V_{DD} , the latter ICs must be connected to one common supply line of 5 V \pm 10% and must have pull-up resistors connected to their SDA and SCL pins as shown in Fig.19.

Input levels are defined in such a way that:

- 1) The noise margin on the LOW level is 0.1 $\rm V_{\rm DD}$
- 2) The noise margin on the HIGH level is 0.2 $V_{\rm DD}$.
- 3) Series resistors (R_s) up to 300 Ω can be used for protection against high voltage spikes on the SDA and SCL line due to flash-over of a TV picture tube, for example (Fig.20).

The maximum bus capacitance per wire is 400 pF. This includes the capacitance of the wire itself and the capacitance of the pins connected to it.

10.0 Timing

The clock on the I^2 C-bus has a minimum LOW period of 4.7 μ s and a minimum HIGH period of 4 μ s. Masters in this mode can generate a bus clock with a frequency up to 100 kHz.

All ICs connected to the bus must be able to follow transfers with frequencies up to 100 kHz, either by being able to transmit or receive at that speed or by applying the clock synchronization procedure which will force the master into a wait state and stretch the LOW periods. Of course, in the latter case the frequency is reduced.

Figure 21 shows the timing requirements in detail, a description of the abbreviations used is shown in the following Table. All timing references are at $V_{\rm IL\ max}$ and $V_{\rm IH\ min}$.

	min.	max.	units
fscl	0	100	kHz
^t BUF	4.7	·	μς
tHD;STA	4.0		μs
Low	4.7		μѕ
^t нісн	4.0	•	μз
tsu;sta	4.7		με
tHD;DAT	5		με
	0*	·	hz
tsu;dat	250	• •	ns
^t R	•	1	μs
t _F		300	ns
t _{SU;STC}	4.7	•	μѕ
	thd;sta thd;sta thd;sta thd;dat tsu;sta thd;dat tr tr	fscl 0 fbuf 4.7 fhD;STA 4.0 flow 4.7 fhIGH 4.0 fsu;STA 4.7 fhD;DAT 5 0* fsu;DAT 250 fR - fr	f _{SCL} 0 100 t _{BUF} 4.7 - t _{HD;STA} 4.0 - t _{LOW} 4.7 - t _{HIGH} 4.0 - t _{SU;STA} 4.7 - t _{HD;DAT} 5 - 0* - t _{SU;DAT} 250 - t _R - 1 t _F - 300

All values referred to $V_{\mbox{\scriptsize IL}}$ and $V_{\mbox{\scriptsize IL}}$ levels (see section 9.0).




Fig.21 Timing requirements for the I²C-bus

^{*} Note that a transmitter must internally provide at least a hold time to bridge the undefined region (max. 300 ns) of the falling edge of SCL.

11.0 'Low speed' mode

As explained in section 8.1.2, there is a difference in speed on the I²C-bus between fast hardware interfaces and a relatively slow microcomputer which relies on software polling. For this reason a 'low speed' mode is available on the I²C-bus to allow these microcomputers to poll the bus less often.

11.1 START and STOP conditions

In the 'low speed' mode, data transfer is preceded by the start procedure of section 8.1.2.

11.2 Data format and timing

The bus clock in this mode has a LOW period of 130 $\mu s \pm 25 \mu s$ and a HIGH period of 390 $\mu s \pm 25 \mu s$, resulting in a clock frequency of about 2 kHz. This clock duty cycle allows for more efficient use of microcomputers without an on-chip hardware I²C-bus interface. Also in this mode, data transfer with acknowledge is obligatory. the maximum number of bytes transferred is unlimited (Fig.22).

In this mode, a transfer cannot be terminated during the transmission of a byte.

Clock:	$t_{LOW} = 130 \mu s \pm 25 \mu s$ $t_{HIGH} = 390 \mu s \pm 25 \mu s$
Outy cycle:	1:3 LOW to HIGH (Duty cycle of clock generator)
Start byte:	0000 0001
Max. number of bytes:	unrestricted
oremature termination: of transfer: acknowledge clock bit: acknowledgement of slaves:	not allowed always provided obligatory

The bus is considered to be busy after the first START condition. It is considered to be free again one minimum clock LOW period (105 μ s) after detection of the STOP condition. Figure 23 shows the timing requirements in detail and the following Table explains the abbreviations.




Fig.22 Data transfer in the 'low speed' mode






Fig.23 Timing in the 'low speed' mode


parameter	symbol	min.	max.	units	
Time the bus must be free before a new transmission can start	BUF	105	•	με	
Hold time START condition. After this seriod the first clock pulse is generated	tHD;STA	365		με	
Hold time (repeated START condition only)	tHD;STA	210		μς	
LOW period of the clock	Low	105	155	μς	
HIGH period of the clock	HIGH	365	415	μς	
Set up time for START condition (Only relevant for a repeated START condition)	^t SU;STA	105	155	μѕ	
Hold time DATA for CBUS compatible masters (see	tHD;DAT	5		μѕ	
also NOTE, Section 8.1.3) for I ² C ICs		0*		μς	
Set-up time DATA	tsu;dat	250	•	ns	
Rise time of both SDA and SCL lines	'n	•	1	μs	
Fall time of both SDA and SCL lines	^t F	•	300	ns	
Set-up time for STOP condition	tsu;sto	105	155	hra	


All values referred to $V_{\hbox{IH}}$ and $V_{\hbox{IL}}$ levels (see section 9.0).

Note that a transmitter must internally provide at least a hold time to bridge the undefined region (max. 300 ns) of the falling edge of SCL.









Appendix A - Values of resistors R_p and R_s in Fig.20

In an I²C-bus system these values depend on the following parameters:

- 1) Supply voltage
- 2) Bus capacitance
- 3) Number of connected ICs (input current + leakage current)
- 1) The supply voltage limits the minimum value of resistor R_p due to the specified minimum sink current of 3 mA at $V_{OLmax} = 0.4$ V for the output stages. V_{DD} as a function of R_p min is shown in a graph on the facing page. The desired noise margin of 10% 0f V_{DD} for the LOW level limits the maximum value of R_s . R_s max as a function of R_p is shown in another graph on the facing page.
- 2) The bus capacitance is the total capacitance of wire, connections and pins. This capacitance limits the maximum value of R_p due to the specified rise time of 1 µsec. A graph on the facing page shows R_{p max} as a function of bus capacitance.
- 3) The maximum HIGH level input current of each input/output connection has a specified maximum value of 10 μ A. Due to the desired noise margin of 20% of V_{DD} for the HIGH level, this input current limits the maximum value of R_p . This limit depends on V_{DD} . The total HIGH level input current is shown as a function of R_p max in a graph on the facing page.

Appendix B - Note to section 6.2

Special attention must be paid if, during a serial transfer, the arbitration procedure is still in progress at the moment when a repeated START condition or a STOP condition is transmitted to the I²C-bus. If it's possible for such a situation to occur, the masters involved must send this repeated START condition or STOP condition at the same position in the format frame. In other words, arbitration isn't allowed between:

- a repeated START condition and a data bit,
- a STOP condition and a data bit,
- a repeated START condition and a STOP condition.

ภาคผนวก ข. Data Sheet



SAA5231

TELETEXT VIDEO PROCESSOR

GENERAL DESCRIPTION

The SAA5231 is a bipolar integrated circuit intended as a successor to the SAA5030. It extracts Teletext Data from the video signal, regenerates Teletext Clock and synchronizes the text display to the television syncs. The integrated circuit is intended to work in conjunction with CCT (Computer Controlled Teletext), EUROM or other compatible devices.

Features

- Adaptive data slicer
- Data clock regenerator
- Adaptive sync separator, horizontal phase detector and 6 MHz VCO forming display phase locked loop (PLL)

QUICK REFERENCE DATA

		and the second second second second	
Supply voltage (pin 16)	V _{CC}	typ.	12 V
Supply current (pin 16)	Icc	typ.	70 mA
Video input amplitude (pin 27) (peak-to-peak value) pin 2 LOW	V _{27-13(p-p)}	typ.	1 V
pin 2 HIGH	V _{27-13(p-p)}	typ.	2,5 V
Storage temperature range	T _{stg}		+ 125 °C
Operating ambient temperature range	T _{amb}	0 1	to + 70 °C

PACKAGE OUTLINE

28-lead dual in-line; plastic (SOT117).

SAA5231




Fig. 1 Block diagram.

Teletext video processor

SAA5231

PINNING




Fig. 2 Pinning diagram.

RATINGS

RATINGS				
Limiting values in accordance with the Absolute Maxim	num System (IEC 134)		e malend	519
Supply voltage (pin 16)	Vcc	max.	13,2	
Storage temperature range	T _{stq}	-20 to	+ 125	oC
Operating ambient temperature	T _{amb}	0 t	0 + 70	oC

SAA5231

CHARACTERISTICS


 V_{CC} = 12 V; T_{amb} = 25 °C with external components as shown in application circuits unless otherwise stated.

parameter •	symbol	min.	typ.	max.	unit
Supply (pin 16)					
Supply voltage	Vcc	10,8	12,0	13,2	٧
Supply current	Icc	50	70	105	mA
Video input and sync separator					
Video input amplitude (sync to white) (peak-to-peak value)					
video input select level LOW (pin 2)	V _{27-13(p-p)}	0,7	1	1,4	V
video input select level HIGH (pin 2)	V ₂₇ -13(p-p)	1,75	2,5	3,5	V
Source impedance	Z _s	-	-	250	Ω
Sync amplitude (peak-to-peak value)	V ₂₇ -13(p-p)	0,1	-	1	٧
Video input level select					
Input voltage LOW	V ₂₋₁₃	0	-	8,0	٧
Input voltage HIGH	V ₂₋₁₃	2,0	-	5,5	٧
Input current LOW	12	0	-	-150	μΑ
Input current HIGH	12	.0	-	1	mA
Text composite sync input (TCS)					
Input voltage LOW	V ₂₈₋₁₃	0	-	0,8	V
Input voltage HIGH	V ₂₈₋₁₃	2,0	-	7,0	٧
Scan composite sync input (SCS)					
Input voltage LOW	V ₂₈₋₁₃	0	_	1,5	V
Input voltage HIGH	V ₂₈₋₁₃	3,5	-	7,0	٧
Select video sync from pin 1			x - 3		
Input current (pin 28)					
at V ₂₈ = 0 to 7 V	128	-40	-70	-100	μΑ
at V ₂₈ = 10 V to V _{CC}	128	-5	-	+ 5	μΑ
Video composite sync output (VCS)			200		
Output voltage LOW	V ₂₅₋₁₃	0	-	0,4	V
Output voltage HIGH	V ₂₅₋₁₃	2,4	-	5,5	V
D.C. output current LOW	1 ₂₅	-	-	0,5	mA
D.C. output current HIGH	1 ₂₅	-	-	-1,5	mA
Sync separator delay time	t _d	0,25	0,35	0,40	μs


Teletext video processor

parameter	symbol	min.	typ.	max.	unit
Dual polarity buffer output					
TCS amplitude					
(peak-to-peak value)	V _{1-13(p-p)}	0,20	0,45	0,65	V
Video sync amplitude				1	V
(peak-to-peak value)	V _{1-13(p-p)}	-	T- 447	+3	mA
Output current	11	-3	_	+3	mA
D.C. output voltage					.,
R _L to ground (0 V)	V ₁₋₁₃	1,0	1,4	2,0	V
R _L to V _{CC} (12 V)	V ₁₋₁₃	9,0	10,1	11,0	V
Sandcastle input pulse (PL/CBB)					
Phase lock pulse (PL)					
PL on (LOW)	V ₂₂₋₁₃	0	- 34	3	V
PL off (HIGH)	V ₂₂₋₁₃	3,9	-	5,5	V
Blanking pulse (CBB)					
CBB on (LOW)	V ₂₂₋₁₃	0	-	0,5	V
CBB off (HIGH)	V ₂₂₋₁₃	1,0	-	5,5	V
Input current	122	-10	-	+ 10	μΑ
Phase locked loop (PLL)					
Phase detector timing					
Pulse duration					
using composite video	tp	2,0	2,4	2,8	μѕ
using scan composite sync	tp	3,0	3,5	4,0	μs
time PL must be LOW		100			μs
to make VCO run-free	tL	100	- 0		μς
6 MHz clock output (F6)					1
A.C. output voltage			1	2	V
(peak-to-peak value)	V _{17-13(p-p)}	1	2	3	V
A.C. and d.c. output voltage range	V _{17-13(max)}	4	-	8,5	100
Rise and fall time	t _r ; t _f	20	-	40	ns
Load capacitance	C ₁₇ -13	-	-	40	pF
Video recorder mode input (VCR)					
VCR-mode on (LOW)	V ₁₀₋₁₃	0	-	0,8	V
VCR-mode off (HIGH)	V ₁₀₋₁₃	2,0	-	Vcc	V
Input current	110	-10	-	+10	μА

parameter	symbol	min.	typ.	max.	unit
Data slicer					
Data amplitude of video input (pin 27)					
video input level select LOW (pin 2)	V ₂₇₋₁₃	0,30	0,46	0,70	V
video input level select HIGH (pin 2)	V ₂₇₋₁₃	0,75	1,15	1,75	V
Teletext clock output					
A.C. output voltage (peak-to-peak value)	V _{14-13(p-p)}	2,5	3,5	4,5	V
D.C. output voltage (centre)	V14-13	3,0	4,0	5,0	V
Load capacitance	CL	-	-	40	pF
Rise and fall times	tr; tf	20	30	45	ns
Delay of falling edge relative to other edges of TTD	^t d	-20	0	+ 20	ns
Teletext data output					
A.C. output voltage		0.5	2.5	4.5	V
(peak-to-peak value)	V _{15-13(p-p)}	2,5	3,5	4,5	
D.C. output voltage (centre)	V ₁₅₋₁₃	3,0	4,0	5,0	V
Load capacitance	CL	-	-	40	pF
Rise and fall times	tr; tf	20	30	45	ns




(1) Coil: 50 μ H at 1 kHz, C₀ = 4 pF. Adjust the free-running frequency to 6000 kHz \pm 30 kHz. Fig. 3a Application circuit using L/C circuit in PLL.



(1) Quartz crystal e.g. catalogue number 4322 143 04101. Adjust the free-running frequency to 6000,2 kHz ± 0,2 kHz.

Fig. 3b Application circuit using quartz crystal in PLL.



(1) Ceramic resonator e.g. Kyocera KBR 6,0 M. Adjust the free-running frequency to 6010 kHz \pm 5 kHz.

Fig. 3c Application circuit using ceramic resonator in PLL.

579

Component specifications

Specifications of some external components in Figs 3a, 3b and 3c.

Quartz crystal 13,875 MHz; Figs 3a, 3b and 3c

Load resonance frequency (f) 13,875 MHz; adjustment tolerance ± 40·10-6

Load capacitance (CL) 20 pF

Temperature range (T) -20 to +70 °C; frequency tolerance maximum ± 30-10-6

Resonance resistance (R_r) typical 10 Ω maximum 60 Ω

Motional capacitance (C₁) typical 19 fF

Static parallel capacitance (Co) typical 5 pF

Fixed inductance Figs 3a, 3b and 3c

Inductance (L) 15 μ H ± 20%

Quality factor (Q) minimum 20

Variable inductance Fig. 3a

Inductance (L) 50 µH at 1 kHz

Static parallel capacitance (Co) typical 4 pF

Quartz crystal Fig. 3b

Preferred type 4322 143 04101

Load resonance frequency (f) 6 MHz; adjustment tolerance ± 40·10-6

Load capacitance (CL) 20 pF

Temperature range (T) -20 to +70 °C; frequency tolerance ± 30·10-6

Resonance resistance (R_r) 60Ω

Motional capacitance (C1) typical 28 fF

Static parallel capacitance (Co) typical 7 pF

Ceramic resonator; Fig. 3c

Preferred type KBR 6,0 M, Kyocera

Load resonance frequency (f) 6 MHz; adjustment tolerance ± 0,5%

Load capacitance (C_L) 20 pF

Temperature range (T) -20 to +70 °C; frequency tolerance maximum ± 0,3%

Resonance resistance (R_r) typical 6 Ω

Motional capacitance (C₁) typical 9 pF

Static parallel capacitance (Co) typical 60 pF

Ageing (10 years) f maximum ± 0,3%

Teletext video processor

SAA5231

The function is quoted against the corresponding pin number.

1. Synch output to TV

Output with dual polarity buffer, a load resistor to 0 V or + 12 V selects positive-going or negative-going syncs.

2. Video input level select

When this pin is LOW a 1 V video input level is selected. When the pin is not connected it floats HIGH selecting a 2,5 V video input level.

3 HF filter

The video signal for the h.f.-loss compensator is filtered by a 15 pF capacitor connected to this pin.

4. Store h.f.

The h.f. amplitude is stored by a 1 nF capacitor connected to this pin.

5. Store amplitude

The amplitude for the adaptive data slicer is stored by a 470 pF capacitor connected to this pin.

6 Store zero level

The zero level for the adaptive data slicer is stored by a 22 nF capacitor connected to this pin.

7. External data input

Current input for sliced teletext data from external device. Active HIGH level (current), low impedance input.

8. Data timing

A 270 pF capacitor is connected to this pin for timing of the adaptive data slicer.

9. Store phase

The output signal from the clock phase detector is stored by a 100 pF capacitor connected to this pin.

10. Video tape recorder mode (VCR)

Signal input to command PLL into short time constant mode. Not used in application circuit Fig. 3b or Fig. 3c.

11. Crystal

A 13,875 MHz crystal, 2 x data rate, connected in series with a 15 pF capacitor is applied via this pin to the oscillator and divide-by-two to provide the 6,9375 MHz clock signal.

12. Clock filter

A filter for the 6,9375 MHz clock signal is connected to this pin.

13. Ground (0 V)

14. Teletext clock output (TTC)

Clock output for CCT (Computer Controlled Teletext).

APPLICATION INFORMATION (continued)

15. Teletext data output (TTD)

Data output for CCT.

16. Supply voltage V_{CC} (+ 12 V typ.)

17. Clock output (F6)

6 MHz clock output for timing and sandcastle generation in CCT.

18. Oscillator output (6 MHz)

A series resonant circuit is connected between this pin and pin 20 to control the nominal frequency of the VCO.

19. Filter 2

A filter with a short time constant is connected to this pin for the horizontal phase detector. It is used in the video recorder mode and while the loop is locking up.

20. Oscillator input (6 MHz)

See pin 18.

21, Filter 1

A filter with a long time constant is connected to this pin for the horizontal phase detector.

22. Sandcastle input pulse (PL/CBB)

This input accepts a sandcastle waveform, which is formed from PL and CBB from the CCT. Signal timing is shown in Fig. 4.

23. Pulse timing resistor

The current for the pulse generator is defined by a $68\,\mathrm{k}\Omega$ resistor connected to this pin.

24. Pulse timing capacitor

The timing of the pulse generator is determined by a 220 pF capacitor connected to this pin.

25. Video composite sync output (VCS)

This output signal is for CCT.

26. Black level

The black level for the adaptive sync separator is stored by a 68 nF capacitor connected to this pin.

27. Composite video input (CVS)

The composite video signal is input via a 2,2 μF clamping capacitor to the adaptive sync separator.

28. Text composite sync input (TCS)/Scan composite sync input (SCS)

 \overline{TCS} is input from CCT or \overline{SCS} from external sync circuit. \overline{SCS} is expected when there is no load resistor at pin 1. If pin 28 is not connected the sync output on pin 1 will be the composite video input at pin 27, internally buffered.




Fig. 4 Sandcastle waveform and timing.



ENHANCED COMPUTER CONTROLLED TELETEXT CIRCUITS (ECCT)

GENERAL DESCRIPTION

The SAA5243 series are MOS N-channel integrated circuits which perform all the digital logic functions of a 625-line World System Teletext decoder. The SAA5243 series operate in conjunction with the teletext video processor SAA5231, standard static RAMs and are controlled via the 2-wire I²C-bus. The devices can be used to provide videotex display conforming to a serial character attribute protocol.

Features

- Microcomputer controlled for flexibility
- High quality flicker-free display using a 12 x 10 character matrix
- Field flyback (lines 2 to 22), or full channel (all lines) data acquisition
- Up to four simultaneous page requests enabling acquisition during one magazine cycle
- Direct interface up to 8 K bytes static RAM
- Automatic language section of up to seven different languages
- 25th display row for software generated status messages

- Cursor control for videotex/telesoftware
- 7-bits parity or 8-bit data acquisition
- Extension packet reception option
- Standard I²C-bus slave transceiver (slave address 0010001)
- Single 5 volt power supply
- Mask programmable character sets
- Slave sync mode operation
- Odd/even field output for de-interlaced displays




Fig.1 Block diagram.

PACKAGE OUTLINE 40-lead DIL; plastic (SOT129).

ORDERING INFORMATION

type number	version
SAA5243P/E/M2	West European languages
SAA5243P/H	East European languages
SAA5243P/K	Arabic and English languages
SAA5243P/L	Arabic and Hebrew languages




Fig.2 Pinning diagram.

PINNING

1 V_{DD} 2, 3, 40 A11, A12, A10

ŌĒ

Power supply: + 5 V power supply pin.

Chapter Address: three outputs that select which 1 K byte chapter of external RAM is being accessed for any read or write cycle.

Output Enable: active low output signal used to control the reading of the external RAM. It occurs continuously at a 1 MHz rate.

5	WE .	Write Enable: active low output signal used to control the writing of data to the external RAM. It occurs for a valid write cycle only and is interleaved with the read cycles.
6	TTD	Teletext Data: input from the SAA5231 Video Input Processor (VIP2). It is clamped to V_{SS} for 4 to 8 μs of each television line to maintain the correct DC level following the external AC coupling.
7	TTC	Teletext Clock: 6.9375 MHz clock input from the SAA5231. It is internally AC coupled to an active clamp input buffer.
8	ODD/EVEN	$\overline{\text{Odd}}/\text{Even}$: for interlaced mode, the output changes once per field at 2 μ s before the end of line 311 (624). The output is high for even fields and low for odd fields.
9	F6	Character display clock: 6 MHz clock input from the SAA5231. It is internally AC coupled to an active clamp input buffer.
10	VCS	Video Composite Sync: input from the SAA5231 derived from the incoming video signal. Sync pulses are active high.
11	SAND	Sandcastle: 3-level sandcastle output to the SAA5231 containing the phase locking and colour burst blanking information.
12	TCS/SCS	Text Composite Sync/Scan Composite Sync: as an output an active low composite sync waveform (TCS) with interlaced or non-interlaced format (see Fig.6) which is fed to the SAA5231 to drive the display timebases. Alternatively this pin can act as an input for an active low composite sync waveform (SCS) to 'slave' the display timing circuits.
13, 14, 15	R, G, B	Red, Green, Blue: these 3 open drain outputs are the character video signals to the television display circuits. They are active high and contain character and background information.
16	COR	Contrast Reduction: open drain, active low output which allows selective contrast reduction of the television picture to enhance a mixed mode display.
17	BLAN	Blanking: open drain, active high output which controls the blanking of the television picture for a normal text display and for a mixed display.
18	Y	Character foreground: open drain, active high video output signal containing all the foreground information displayed on the television screen (e.g. for driving a display printer).
19	SCL	Serial Clock: input signal which is the I ² C-bus clock from the microcontroller.
20	SDA	Serial Data: is the I ² C-bus data line. It is an input/output function with an open drain output.
21	V _{SS}	Ground: 0 volts.
22-29	DO-D7	8 RAM data lines: 3-state input/output pins which carry the data bytes to and from the external RAM.
30-39	A0-A9	RAM address: 10 output signals that determine which byte location within a 1 K byte chapter of external RAM is accessed for any read or write cycle.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	conditions	symbol	min.	max.	unit
Supply voltage range	pin 1	V _{DD}	-0.3	7.5	V
Input voltage range VCS, SDA, SCL, D0-D7		VI	-0.3	7.5	V
TTC, TTD, F6, TCS/SCS		VI	-0.3	10.0	V
Output voltage range SAND, A0-A12, OE, WE, D0-D7, SDA, ODD/EVEN,					
R, G, B, BLAN, COR, Y		Vo	-0.3	7.5	·V
TCS/SCS		Vo	-0.3	10.0	V
Storage temperature range		T _{stg}	-20	+125	oC
Operating ambient temperature range		T _{amb}	-20	+70	oC.



SAA5243 SERIES

CHARACTERISTICS

 V_{DD} = 5 V ± 10%; V_{SS} = 0 V; T_{amb} = -20 to + 70 °C unless otherwise specified

parameter	symbol	min.	typ.	-max.	unit
SUPPLY					
Supply voltage (pin 1)	VDD	4.5	5.0	5.5	V
Supply current (pin 1)	IDD	-	160	270	mA
INPUTS (note 1)					
TTD (note 2)					
External coupling capacitor	Cext	_	-	50	nF
Input voltage (peak-to-peak value)	V _{1(p-p)}	2.0	-	7.0	V
Input data rise and fall times (note 3)	t _r , t _f	10	_	80	ns
Input data set-up time (note 4)	tos	40	-	-	ns
Input data hold time (note 4)	tDH	40	-	-	ns
Input leakage current at V _I = 0 to 10 V	ILI	_	_	20	μА
Input capacitance	CI	_	-	7	pF-
TTC; F6 (note 5)					1 3 3
DC input voltage range	VI	-0.3	-	+ 10.0	V
AC input voltage (peak-to-peak value) F6	V _{1(p-p)}	1.0	-	7.0	V
AC input voltage (peak-to-peak value) TTC	V _{1(p-p)}	1.5	-	7.0	V
Input peaks relative to 50% duty cycle	± Vp	0.2	P =	3.5	V
TTC clock frequency	fTTC	-	6.9375	-	MH
F6 clock frequency	fF6	-	6.0	-	МН
Clock rise and fall times (note 3)	t _r , t _f	10	-	80	ns
Input leakage current				20	μA
at V ₁ = 0 to 10 V	1 _{L1}	-	9	7	pF
Input capacitance	CI	-	7	1	pr
VCS				8	
Input voltage LOW	VIL .	0	-	0.8	V
Input voltage HIGH	VIH	2.0	- 1	VDD	V
Input rise and fall times (note 3)	t _r , t _f	-	-	500	ns
Input leakage current					
at V ₁ = 5.5 V	1LI	-	-	10	μΑ
Input capacitance	CI	-,	-	7	pF

CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
SCL					
Input voltage LOW	VIL	0	-	1.5	٧
Input voltage HIGH	VIH	3.0	-	VDD	V
SCL clock frequency	fSCL	0	-	100	kHz
Input rise and fall times (note 3)	tr, tf	-	-	2	μs
Input leakage current					
at V ₁ = 5.5 V	ILI	-	-	10	μΑ
Input capacitance	CI	-	-	7	pF
INPUT/OUTPUTS (note 6)					
TCS (output)/SCS (input)					
Input voltage LOW	VIL	0	-	1.5	V
Input voltage HIGH	VIH	3.5	-	10.0	V
Input rise and fall times (note 3)	t _r , t _f	_	-	500	ns
Input leakage current					
at $V_1 = 0$ to 10 V and output in high impedance state	±ILI	_	_	10	μΑ
Input capacitance	CI	-	_	7	pF
Output voltage LOW		46			
at IOL = 0.4 mA	VOL	0	-	0.4	V
Output voltage HIGH					V
at $-I_{OH} = 0.2 \text{ mA}$	Vон	2.4		V _{DD}	V
at I _{OH} = 0.1 mA	VOH	2.4	-	0.0	
Output rise and fall times	t _r , t _f	_	_	100	ns
between 0.6 V and 2.2 V levels	C _L			50	pF
Load capacitance	l or				
SDA (note 7)				1.5	V
Input voltage LOW	VIL	0	_		V
Input voltage HIGH	VIH	3.0	_	VDD	
Input rise and fall times (note 3)	tr, tf	-	-	2	μs
Input leakage current at V _I = 5.5 V with output off	ILI	_	-	10	μA
Input capacitance	CI	-	-	7	pF
Output voltage LOW					
at IOL = 3 mA	VOL	0		0.5	V
Output fall time				200	ns
between 3.0 V and 1.0 V levels	tf	-		200	
Load capacitance	CL	-	-	400	pF

SAA5243 SERIES

parameter	symbol	min.	typ.	max.	uni
INPUT/OUTPUTS (continued)					
D0-D7 (note 8)					
Input voltage LOW	VIL	0	_	0.8	V
Input voltage HIGH	VIH	2.0	_	VDD	V
Input leakage current at V _I = 0 V to 5.5 V and output in high impedance state	± 1 _{L1}	_		10	μΑ
Input capacitance	CI		_	7	pF
Output voltage LOW	0				.
at I _{OL} = 1.6 mA	VOL	0	_	0.4	V
Output voltage HIGH	. 0				
at -I _{OH} = 0.2 mA	VOH	2.4	-	VDD	V
Output rise and fall times	0				
between 0.6 V and 2.2 V levels	t _r , t _f	-	-	50	ns
Load capacitance	CL	-	-	120	pF
DUTPUTS (note 6)					
A0-A12; OE; WE (note 8)					
Output voltage LOW					
at I _{OL} = 1.6 mA	VOL	0	-	0.4	V
Output voltage HIGH					
at $-I_{OH} = 0.2 \text{ mA}$	VOH	2.4	-	VDD	V
Output rise and fall times					
between 0.6 V and 2.2 V levels	t _r , t _f	-	-	50	ns
Load capacitance	CL	-	-	120	pF
DDD/EVEN					
Output voltage LOW					
at I _{OL} = 0.4 mA	VOL	0	-	0.4	V
Output voltage HIGH					
at $-I_{OH} = 0.2 \text{ mA}$	VOH	2.4	-	VDD	V
Output rise and fall times				100	
between 0.6 V and 2.2 V levels	t _r , t _f	-	-		ns
Load capacitance	CL	-	-	50	pF
SAND (note 9)					
Output voltage LOW		100			
at I _{OL} = 0.2 mA	VOL	0	-	0.25	V
Output voltage INTERMEDIATE					
at $I_{OL} = \pm 10 \mu\text{A}$	VOI	1.1	-	3.1	V

CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
SAND (continued)			ay .		
Output voltage HIGH at I_{OH} = 0 to $-10 \mu A$	Voн	4.0	_	V _{DD}	V
Output rise time V_{OL} to V_{OI} between 0.4 V and 0.9 V levels	t _r 1	_	-	400	ns
Output rise time VOI to VOH between 3.3 V and 3.8 V levels	t _{r2}	-	_	200	ns
Output fall time VOH to VOL between 3.8 V and 0.4 V levels	tf	-	_	50	ns
Load capacitance	CL	-	-	30	pF
R; G; B; COR; BLAN; Y (note 10)					
Output voltage LOW at IOL = 2 mA	VOL	0	-	0.4	V
Output voltage LOW at IOL = 5 mA	VOL	0	-	1.0	V
Pull-up voltage as seen at pin	VPU	-	-	6.0	V
Output fall time with a load resistor of 1.2 k Ω to 6 V and measured between 5.5 V and 1.5 V	tf	_		20	ns
Skew delay between outputs with a load resistor of $1.2 \text{ k}\Omega$ to 6 V and measured on the falling edges at 3.5 V				20	ns
Load capacitance	tSK CL		-	25	pF
Output leakage current at VpU = 0 to 6 V with output off	ILO	_	-	10	μА
TIMING					
1 ² C-bus (note 11)					
Clock low period	tLOW	4	_	-	μs
Clock high period	tHIGH	4	-	-	μs
Data set-up time	tSU; DAT	250	-	-	ns
Data hold time	tHD; DAT	170	-	-	ns
Stop set-up time from clock high	tsu;sto	4	-	-	μs
Start set-up time following a stop	tBUF	4	-	-	μs
Start hold time	tHD; STA	4	-	-	μs
Start set-up time following clock low-to-high transition	tsu;sta	4	_	_	μѕ

SAA5243 SERIES

parameter	symbol	min.	typ.	max.	unit
TIMING (continued)					
Memory interface (note 12)					
Cycle time	tcy	-	500	-	ns
Address change to OE LOW	tOE	60	-	-	ns
Address active time	tADDR	450	500	-	ns
OE pulse duration	tOEW	320	-	-	ns
Access time from OE to data valid	tACC	-	_	200	ns
Data hold time from OE HIGH or address change	t _{DH}	0	-	-	ns
Address change to WE LOW	tWE	40	-	-	ns
WE pulse duration	twew	200	-	-	ns
Data set-up time to WE HIGH	tDS	100	-	-	ns
Data hold time from WE HIGH	tDHWE	20	-	-	ns
Write recovery time	twR	25	. -	-	ns

Notes to the characteristics

- 1. All inputs are protected against static charge under normal handling.
- The TTD input incorporates an internal clamping diode in addition to the active clamping transistor (see Fig.3).
- 3. Rise and fall times between 10% and 90% levels.
- Teletext input data set-up and hold times are with respect to a 50% duty cycle level of the rising edge of the teletext clock input (TTC). Data stable 1 ≥ 2.0 V; data stable 0 ≤ 0.8 V (see Fig.4).
- 5. The TTC and F6 inputs have internal clamping diodes and are AC coupled (see Fig.3).
- All outputs and input/outputs are protected against static charge under normal handling and connection to V_{DD} and V_{SS}.
- 7. For details of I²C-bus timing see Fig.8.
- 8. For details of RAM timing see Fig.9.
- 9. For details of synchronization timing see Fig.5.
- 10. For details of display output timing see Fig.7.
- 11. The I^2 C-bus timings are referred to $V_{IH} = 3 \text{ V}$ and $V_{IL} = 1.5 \text{ V}$. For waveforms see Fig.8.
- 12. The memory interface timings are referred to V_{1L} = 1.5 V. For waveforms see Fig.9.





Fig.3 (a) F6, TTC and TTD input circuitry (b) input waveform parameters.



Data stable: 1 is \geq 2.0 V; 0 is \leq 0.8 V.

Fig.4 Teletext data input timing.





Fig.5 Synchronization timing.



Line sync pulses (LSP), equalizing pulses (EP) and broad pulses (BP) are combined to provide the text composite sync waveform (TCS) as shown. All timings measured from falling edge of LSP with a tolerance of ± 100 ns.

Fig.6 Composite sync waveforms.

608 February 1989




Fig.7 Display output timing (a) line rate (b) field rate.




Fig.8 12 C-bus timing.





Fig.9 Memory interface timing (a) read (b) write.





APPLICATION INFORMATION (continued)

ECCT page memory organization

The organization of a page memory is shown in Fig.11. The ECCT provides an additional row compared with first generation decoders bringing the display format up to 40 characters by 25 rows. Rows 0 to 23 form the teletext page as broadcast and row 24 is the extra row available for usergenerated status messages.

A MORE DETAILED DESCRIPTION OF ECCT OPERATION AND APPLICATION IS AVAILABLE ON REQUEST.




Fig.11 Page memory organization.

Table 1 Row 25 received control data format

D0 D1 D2 D3 D4 D5 D6 D7	PUO PU1 PU2 PU3 HAM.ER O	PTO PT1 PT2 PT3 HAM.ER 0 0	MU0 MU1 MU2 MU3 HAM.ER 0 0	MT0 MT1 MT2 C4 HAM.ER 0 0	HU0 HU1 HU2 HU3 HAM.ER 0	HTO HT1 C5 C6 HAM.ER 0	C7 C8 C9 C10 HAM.ER 0	C11 C12 C13 C14 HAM.ER 0 0	MAG0 MAG1 MAG2 0 FOUND 0	0 0 0 0 0 0 PBLF
Whe MAC PU	G m	1 nagazine nage units	2 page nui	3 mber	4	5 MU MT		7 es units es tens	8	9
PT PBL FOU HAM	F p	age tens age being lo OW for pag amming en	e has been		byte	HU HT C4-C14	hours hours transn	and the second	page sul	o-code

SAA5243 SERIES

Row 0

Row 0 is for the page header. The first seven columns (0 to 6) are free for status messages. The eighth is an alphanumeric white or green control character, written automatically by ECCT to give a green rolling header when a page is being looked for. The last eight characters are for rolling time.

Row 25

The first 10 bytes of row 25 contain control data relating to the received page. Seven digits are used to identify a page as shown in Table 1. The remaining 14 bytes are free for use by the microcomputer.

Register maps

ECCT mode registers R1 to R11 are shown in Table 2. R1 to R10 are WRITE only; R11 is READ/WRITE.

Register map (R3), for page requests, is shown in detail in Table 3.

Table 2 ECCT register map

D7 ·	D6	D5	D4	D3	D2	D1	DO	Lesi,	
ТА	7+P/ 8 BIT	ACQ. ON/OFF	EXTENSION PACKET ENABLE	DEW/ FULL FIELD	TCS ON	T1	то	F	R1 Mode
	BANK SELECT A2	ACQ. CCT A1	ACQ. CCT A0	ТВ	START COLUMN SC2	START COLUMN SC1	START COLUMN SCO) F	Page request address
_	-	-	PRD4	PRD3	PRD2	PRD1	PRDO	R	R3 Page request data
-	_	-	_	-	A2	A1	A0	\ R	R4 Display chapter
BKGND	BKGND IN	COR	COR	TEXT	TEXT	PON	PON IN) R	Display control (normal)
BKGND OUT	BKGND IN	COR	COR	TEXT	TEXT	PON OUT	PON IN	R	Display control (newsflash/subtitle
STATUS ROW BTM/TOP	CURSOR	CONCEAL/ REVEAL	TOP/ BOTTOM	SINGLE/ DOUBLE HEIGHT	BOX ON 24	BOX ON 1-23	BOX ON 0	R	7 Display mode
_	_	-	-	CLEAR MEM.	A2	A1	Α0	R	8 Active chapter
_	-	-	R4	R3	R2	R1	R0	R	9 Active row
_	_	C5	C4 .	C3	C2	C1	СО	R	10 Active column
D7 (R/W)	D6 (R/W)	D5 (R/W)		D3 (R/W)	D2 (R/W)	D1 (R/W)	D0 (R/W)	R	11 Active data

- bit does not exist

Notes to Table 2

The arrows shown on the right of the register map indicate that the register auto-increments to the next one on the following I²C transmission byte. TA and TB must be logic 0 for normal operation. All bits in registers R1 to R10 are cleared to logic 0 on power-up except bits D0 and D1 of registers R5 and R6 which are set to logic 1.

All memory is cleared to 'space' (00100000) on power-up, except row 0 column 7 chapter 0, which is 'alpha white' (00000111) as the acquisition circuit is enabled but all pages are on hold.

APPLICATION INFORMATION (continued)

CHARACTER SETS

Several versions of the ECCT are available, offering a variety of character sets. The full character sets are shown in Tables 4a to 4d.

The world system teletext specification allows the selection of national character sets via the page header transmission bits, C12 to C14. These bits are automatically decoded by the ECCT, the resulting character sets are shown in Tables 6a to 6d. For certain languages, control software processing of the extension packet data may be required for optimum useage of the range of available characters. See Fig. 12 for alphanumeric and graphic options.




Fig.12 Alphanumeric and graphic options.

SAA5243 SERIES

Table 4a Character data input decoding, West European languages (SAA5243P/E/M2)

B b ₈	-	0	0	0 or 1	0	0 or 1	0	0	0	0	-	0		1	1	1	1	1	1.
t b ₇ — t b ₆ - s b ₅	-	0	0	1 0	1 0	1	0 1 1	0 0	0	1	1 0	1	1	0	0 1	0 0	1 0 1	1 0	1 1
1 1 1 1 1	colu	ımn o	1	2	2a	3	3a	4	5	6	6a	7	7a	8	9	12	13	14	15
	0 80	alpha- numerics black	graphics black			0		S	P	0		p		@	É	é	à	i	Á
0001	1	alpha- numerics red	graphics red	!		1	4	A	Q	a		q			é	ù	è	۵	À
0010	2	alpha- numerics green	graphics green	22		2		В	R	b	H	r		14	ä	à	â	ü	È
0011	3	alpha- numerics yellow	graphics yellow	#		3		C	5	C		S		£	#	£	é	Ç	Í
0 1 0 0	4	alpha- numerics blue	graphics blue	\$		4		D	T	d	_	t		\$	X	\$	ï	\$	Ï
0 1 0 1	5	alpha- numerics magenta	graphics magenta	%		5		E	U	е		u				ä	Ã	旦	Ć
0 1 1 0	6	alpha- alpha-	graphics cyan	8.		6		F	V	F		V	C	到	0)	õ	ð	0	C
0 1 1 1	7	alpha-** numerics white	graphics white	7		7		G	W	g		W	Carried St.	2	3	•	Ç	N	Ľ
1000	8	flash	conceal display	(8		H	X	h		×			ö	ò	ô	ñ	æ
1 0 0 1	9	steady	contiguous graphics)		9		I	Y	ī		У		34	å	è	û	è	A
1010	10	end box	separated graphics	*		:		L	Z	j		Z		÷	Li	ì	Ç	à	2
1011	11	start box	ESC	+		;		K	Ã	k		ä		+	Ä	0	ë	á	E
1 1 0 0	12	normal height	black ** back- ground	,		<		L	Ö	1		ö		12	Ö	Ç	ê	é	ø
1 1 0 1	13	double height	new back- ground		L		F	M	Ü	m		ü		*	Å	→	ù	ĺ	Ø
1 1 1 0	14	<u>so</u>	hold graphics	1		>		N	^	n		ß		1	Ü	1	î	ó	E
1111	15	<u>SI</u>	release graphics	1		?		0		0				#		#	#	ú	I

7296828.4

These control characters are reserved for compatibility with other data codes

^{••} These control characters are presumed before each row begins

APPLICATION INFORMATION (continued)

Table 4d Character data input decoding, Arabic and Hebrew languages (SAA5243P/L)

B bg	_	_	Ó	0	0 or 1	0	0 or 1	0	0	0	0	0 or 1	0	0 or 1	1	1	1	1	1	1
T S	b ₇ -	→	0	0 0	1 0	0	0 1	0 1	0 0	0	1 0	1 1 0	1 1	1 1	0	0	0 0	0	1 0	1 1
\$ \$ \$	1 1	1	ımn 0	1	2	28	3	3a	4	5	6	6a	7	78	8	9	12	13	14	15
0 0 0	0	0 80	alpha- numerics black	graphics black			0		@	P	N]		ع	•	ä	Ž		LS
0 0 0	1	1	alpha- numerics red	graphics red	!		1		Α	Q	I		O		3		E		Š	7
0 0 1	0	2	alpha- numerics green	graphics green	77		2	4	В	R	K		П		T	Γ	÷	5	Ö	ż
0 0 1	1	3	alpha- numerics yellow	graphics yellow	£		3		C	5	T		1		Ĩ	٣	Ļ	~~	3	à
0 1 0	0 0	4	alpha- numerics blue	graphics blue	\$		4		D	T	П		9		ş	٤	×	â	U	ف
0 1 0	1	5	alpha- numerics magenta	graphics magenta	%		5		E	U	1		Y		Į	0	<u></u>	.Δ	0	ö
0 1 1	0	6	alpha- numerics cyan	graphics cyan	8.		6		F	V	T		Z					ض	ذ	Ö
0 1 1	1	7	aipha-** numerics white	graphics white	7		7		G	W	П		P		S	V		ط	Ø	3
1 0 0	0	8	flash	conceal display	(8		H	X	U)	^	٠	ظ	9	L
1 0 0	1	9	steady _,	contiguous graphics)		9		I	Y	٦		W		(9	ä	2	ហ	U
1 0 1	0	10	end box	separated graphics	*		:		J	Z			Л		5	ع	:	Č	::	a.
1 0 1	1	11	start box	TWIST	+	L	;		K	+					!	Ě	ŝ	2	٥	٥
1 1 0	0	12	normal height	black ** back- ground			<		L	12	כ				>	X	÷	ż	3	į.
1 1 0	1	13	double height	new back- ground					M	+			34		S	B	4	æ	5	ن
1 1 1	0	14	<u>so</u> •	hold graphics			>		N	1	מ		÷		₹	d	À	ż	3	K
1 1 1	1	15	<u>sı</u>	release graphics	1		?		0	#					?	٥	4	#	:	

7222679.3

These control characters are reserved for compatibility with other data code

^{**} These control characters are presumed before each row begin

SAA5243 SERIES


Notes to Table 4


- 1. Control characters shown in columns 0 and 1 are normally displayed as spaces.
- 2. Codes may be referred to by column and row. For example 2/5 refers to %.
- 3. Black represents displayed colour. White represents background.
- 4. Character rectangle shown as follows:
- 5. National option characters are shown in Table 6.
- Characters 8/6, 8/7, 9/5, 9/6 and 9/7 are special characters (for /E and /H character tables only) to combine with character 8/5.
- 7. With bit 8 = 0 national option character will be decoded according to the setting of control bits C12 to C14 (see Table 6).





Purchase of Philips' I^2C components conveys a license under the Philips' I^2C patent to use the components in the I^2C -system provided the system conforms to the I^2C specifications defined by Philips.


ภาคผนวก ค. วงจรต้นแบบเครื่องถอดรหัสสัญญาณเทเลเท็กชต์











ภาคผุนวก ง. โปรแกรมควบคุม \$PW 120

\$TL ;% SIO1 EQUATE LIST *युरानासम्बद्धाः समित्रासम्बद्धाः समित्र* ; LOCATION OF THE SIO1 SPECIAL FUNCTION REGISTERS. ****************** DEFSEG S1SFR,START=0DBH,CLASS=IDATA,ABSOLUTE SEG SISFR S1CON EQU 0D8H S1STA EQU 0D9H S1DAT EQU 0DAH S1ADR EQU 0DBH UP1A EQU 04000H UP1B EQU 04001H UP1C EQU 04002H UP1CON EQU 04003H ***************** ; BIT LOCATION ********************* SEG BIT STA EQU ODDH ;STA BIT IN S1CON EQU 0DCH ;STO BIT IN S1CON STO EQU 0DBH ;SERIAL 1 INT. SI SIO1HP EQU 0BDH ;IPO,SIO1 PRIORITY BIT ************************* ; LOCATION IN DATA RAM

SEG DATA

MTD EQU 030H ;MST/TRX/DATA base address

MRD EQU 05AH ;MST/REC/DATA base address

THA EQU 048H ;THAI CODE

THAPAGE EQU 049H ;THAI PAGE SIGNATURE

HADD EQU 050H ;HIGH address byte for STATE 0

;till STATE 25

SLA EQU 051H ;Contains SLA+R/W to be transmitted.

NOTMST EQU 052H ;number of byte to transmit

;or receive as MST

BACKUP EQU 053H ;Backup from NUMBYTMST

to restore NUMBYTMST in case

;of arbitration Lost.

PAG_MAG EQU 054H ;PAGE SELECT MAGAZINE ADDRESS

PAG_TEN EQU 055H ;PAGE SELECT PAGE TEN ADDRESS

PAG_UNI EQU 056H ;PAGE SELECT PAGE UNIT ADDRESS

WRT_MAG EQU 057H ;USER WRITE MAG

WRT_TEN EQU 058H ;USER WRITE TEN

WRT_UNI EQU 059H ;USER WRITE UNIT

GCODE EQU 05BH ;GRAPHIC CODE SIGN

; IMMEDIATE DATA TO WRITE INTO REGISTER S1CON (high speed)

ENS1_NOTSTA_STO_NOTSI_AA_CRO EQU 0D5h ;GEN STOP(CR0=100Khz)

ENS1_STA_NOTSTO_NOTSI_AA_CRO EQU 0E5h ;Releases BUS and

;set STA

ENS1_NOTSTA_NOTSTO_NOTSI_AA_CRO EQU 0C5h ;Releas BUS AND ACK

ENS1_NOTSTA_NOTSTO_NOTSI_NOTAA_CRO EQU 0C1h ;Releas BUS AND

;not ACK

; GENERAL IMMEDIATE DATA

OWNSLA EQU 031H ;Own SLA+General Call

;must be written into S1ADR

ENSIO1 EQU 0A0H ;EA+ES1, enable SIO1 interrupt

;must be written into IENO

PAG1 EQU 001H ;Sele PAG1 as HADD

SLAW EQU 022H ;SLA+W to be transmitted

SLAR EQU 023H ;SLA+R to be transmitted

SELRB2 EQU 010H ;Select Register Blank 2

SELRB3 EQU 018H ;Select Register Blank 3

; MACRO DEF SECTION

PAG_REQ %MACRO PH,PT,PU

MOV R1,#MTD ;SET POINTER TO MTD

MOV @R1,#02H ;ECCT SUB ADD OF R2

INC R1

MOV @R1,#10H ;SET PAGE REQ ADD REG

INC R1 ;AUTO INC TO R3

MOV A,PH

ADD A,#18H

MOV @R1,A ;HOLD,MAG2,MAG1,MAG0

INC R1 ;AUTO INC TO NEXT COL R3

MOV A,PT

ADD A,#30H

MOV @R1,A ;PAGE TEN

INC R1 ;AUTO INC TO NEXT COL R3

MOV A.PU

ADD A,#30H

MOV @R1,A ;PAGE UNIT

MOV NOTMST,#05H ;Transmitt 5 byte

MOV SLA,#SLAw ;SLA+W Transmitt funct.

SETB STA

SET STA IN SICON

%ENDM

READ_PAGE:

%MACRO

%GENSYM READIIC, READMRD, CHKSPACE, CHARSHIFT, CHARSHOW

,E_CODE,C_CODE,NEXT_ROW,G_CODE,SHARS

MOV R2,#01H

ROW COUNTER START AT ROW 1

MOV DPTR,#8038H ;VDO RAM ADDRESS

MOV THA,#00H

MOV THAPAGE,#00H ;SET TO ENGLISH PAGE

READIIC:

MOV R1,#MTD

MOV @R1,#08H ;SUB ADD ECCT R8

INC R1

MOV @R1,#01H ;SELECT ACT PAGE

INC R1

MOV A,R2

MOV @R1,A

;ACT ROW

INC R1

MOV @R1,#00H ;ACT COL

MOV NOTMST,#04H ;Transmitt 4 byte

MOV SLA,#SLAW ;SLA+W Transmitt funct.

SETB STA

;SET STA IN SICON

CALL DELAY

SETB STO

MOV NOTMST,#28H ;Transmitt 8 byte

MOV SLA,#SLAR ;SLA+R Recive funct.

SETB STA

;SET STA IN S1CON

CALL DELAY

SETB STO

MOV R1,#MRD

READMRD:

MOV A,@R1 ;SEND DATA TO PC SCREEN

CJNE R2,#01H,CHKSPACE ;ROW 1?

CJNE R1,#MRD,CHKSPACE ;AND COL1 ?

CJNE A,#0AH,CHKSPACE ;AND #0AH <IF YES THAI_PAGE>

MOV THA,#83H ;SO THAT CHARECTER SHIFT AND

MOV THAPAGE,#0FFH ;SWITCH TO THAI PAGE

CHKSPACE:

CJNE A,#20H,C_CODE ;SPACE NO CHANGE

SJMP CHARSHOW

C_CODE:

ANL A,#0E0H ;CHK CONTROL CODE

JNZ CHARSHIFT ;NOT 0 = DISP CODE,0 = CONTROL CODE

E_CODE:

MOV A,@R1

CJNE A,#1BH,G_CODE ;ENGLISH CODE IN PAGE OF THAI

XRL THA,#83H

SJMP CHARSHOW

G_CODE:

ANL A,#18H

CJNE A,#10H,CHARS ;10 = GRAP COLOR 18=OTHER GRAP CTRL

MOV A, THAPAGE

CJNE A,#0FFH,CHARS

XRL THA,#83H

CHARS:

MOV A,@R1

CHARSHIFT: MOV A,@R1

ADD A,THA

CHARSHOW: MOVX @DPTR,A

CALL DELAY

INC DPTR

INC R1

CJNE R1,#82H,READMRD

INC R2

MOV A, THAPAGE

CINE A,#0FFH,NEXT_ROW; 'FF' IS THAI PAGE

MOV THA,#83H

MOV GCODE,#00H ;RESET G_CODE SIGN

NEXT_ROW: CJNE R2,#19H,READIIC

%ENDM

READ_ROW0: %MACRO

MOV R1,#MTD

MOV @R1,#08H ;SUB ADD ECCT R8

INC R1

MOV @R1,#01H ;SELECT ACT PAGE

INC R1

MOV @R1,#00H ;ACT ROW 0

INC R1

MOV @R1,#04H ;ACT COL

MOV NOTMST,#04H ;Transmitt 4 byte

MOV SLA,#SLAW ;SLA+W Transmitt funct.

SETB STA ;SET STA IN S1CON

CALL DELAY

SETB STO

MOV NOTMST,#25H ;Transmitt 37 byte

MOV SLA,#SLAR ;SLA+R Recive funct.

SETB STA

;SET STA IN SICON

CALL DELAY

SETB STO

MOV DPTR,#8010H

MOV A,#01H

MOVX @DPTR,A

INC DPTR

MOV A, WRT_MAG

MOVX @DPTR,A

INC DPTR

MOV A, WRT_TEN

MOVX @DPTR,A

INC DPTR

MOV A, WRT_UNI

MOVX @DPTR,A

INC DPTR

MOV DPTR,#8014H ;VDO RAM ADDRESS

MOV R1,#MRD

ROWOMRD:

MOV A,@R1 ;GET DATA FROM MASTER RCV SPACE

MOVX @DPTR,A

CALL DELAY

INC DPTR

INC R1

CJNE R1,#7FH,ROW0MRD

%ENDM

; INITIALIZATION ROUTINE DEFSEG IIC,START=00H,ABSOLUTE,CLASS=CODE SEG IIC ORG 0000H LJMP CPU_INIT ;RESET ORG 0003H ;INTO INTERUPT VECTOR MOV A,P1 ANL A,#0FH MOV R7,A INC R5 CALL USR_INF **RETI** ; CRTC REG PARAMETER ORG 160H DB 38H,28H,2EH DB 04H,1CH,06H DB 19H,1AH,02H DB 09H

;VECTOR OF UART

;LJMP UART

;ORG 0023H

MAIN PROGRAM

; T9.ASM 17/10/35

; REMOTE CONTROL AVALIBLE

- WRITE REMOTE DATA IN

: - PAGE SELECT FROM DATA OF REMOTE

: - START WITH PAGE 100

: - TITLE SCREEN

ORG 0200H

CPU_INIT: MOV S1ADR,#OWNSLA ;Load own SLA +enable

;general call recognition

SETB P1.6 ;P1.6 HIGH level

SETB P1.7 ;P1.7 HIGH level

SETB P1.3

MOV HADD, #PAG1

ORL IE,#ENSIO1 ;Enable SIO1 interrupt

SETB SIO1HP ;SET SIO1 interrupt HIGH priority

;CLR SIO1 interrupt LOW priority

SETB IE.1 ;Enable ET0 timer0 interrupt

SETB IE.0 ;Enable EXT int0

SETB IP.0 ;Ext int0 HIGH priority

MOV S1CON, #ENS1_NOTSTA_NOTSTO_NOTSI_AA_CRO

;Initialize SLV funct.

ORL PCON,#00H ;CLEAR SMOD =0,K=1,BUAD SET

MOV SCON,#052H ;SET SIO0 8 BIT UART

MOV TMOD,#021H ;SET TIMER1 8 BIT AUTO RELOAD

TIMERO 16BIT TIMER

MOV TL1,#0FdH ;SET TIMER1 LOW BYTE

MOV TH1,#0FdH ;SET TIMER1 HIGH BYTE,2400 buad

;[0E8H = 1200 bps]

;[0F4H = 2400 bps]

;[0FAH = 4800 bps]

[0FDH = 9600 bps]

SETB TCON.6 ;TIMER1 RUN

SETB TCON.4 ;TIMERO RUN

SETB TCON.0 ;Int0 falling Edge

MOV R5,#00H ;INTIAL VALUE OF DIGIT COUNTER

MOV DPTR, #UP1CON ;PORT A, B, CO-C3 OUTPUT

MOV A,#88H ;PORT C4-C7 INPUT

MOVX @DPTR,A

INC R1

INC R1

MOV GCODE,#00H ;CLR GRAPHIC SIGN

PAGE 200 ; ECCT INITIAL ROUTINE SET POINTER TO MTD ECCT_INIT: MOV R1,#MTD ;ECCT SUB ADD OF R1 MOV @R1,#01H INC R1 ECCT MODE SETTING MOV @R1,#05H INC R1 ;SET PAGE REQ ADD REG MOV @R1,#10H ;AUTO INC TO R3 INC R1 MOV @R1,#1AH ;HOLD,MAG2,MAG1,MAG0

MOV @R1,#10H ;PAGE TEN = 0

MOV @R1,#10H ;PAGE UNIT = 0

MOV NOTMST,#06H ;Transmitt 6 byte

MOV SLA, #SLAW ;SLA+W Transmitt funct.

SETB STA ;SET STA IN S1CON

CALL DELAY

SETB STO

MOV R1,#MTD ;SET POINTER TO MTD

MOV @R1,#04H ;ECCT SUB ADD OF R4

INC R1

MOV @R1,#01H ;SET DISP CHAPTER

INC R1 ;AUTO INC TO R5

MOV @R1,#0CCH ;SET DISP CTRL NORMAL

;#03H PICTURE

INC R1 ;AUTO INC TO R6

MOV @R1,#0CCH ;SET DISP CTRL SUBTITLE

INC R1 ;AUTO INC TO R7

MOV @R1,#00H ;SET DISP MODE

MOV NOTMST,#04H ;Transmitt 5 byte

MOV SLA,#SLAw ;SLA+W Transmitt funct.

SETB STA ;SET STA IN S1CON

CALL DELAY

CRTC_INIT: MOV R2,#09H ;SET R2=09H FOR COUNT DOWN

MOV DPTR,#160H ;DTPR POINT TO TABLE ADD 0160H

MOV RO,#0FFH

REG_NO: MOV A,R2 ;SET CRTC REG.NO

CLR P1.4 ;CRTC CS=0,WR=0,CRTC WR=0 WRITE ENABLE

CLR P1.5 ;CRTC RS=0 ADDRESS REG

MOVX @R0,A ;OUT DATA BUS

MOVC A,@A+DPTR

SETB P1.5 ;CRTC RS=1

MOVX @R0,A ;SET CRTC REG.

SETB P1.4 ;WRITE CRTC DISABLE,CS=1

DJNZ R2,REG_NO ;DOWN TO R1

MOV A,#00H ;SET CRTC REG.NO 0

CLR P1.4

;CRTC CS=0,CRTC WR=0 WRITE ENABLE

CLR P1.5

;CRTC RS=0 ADDRESS REG

MOVX @R0,A ;OUT DATA BUS

MOVC A,@A+DPTR

SETB P1.5 ;CRTC RS=1

MOVX @R0,A ;SET CRTC REG.

SETB P1.4

;WRITE CRTC DISABLE,CS =1

MOV WRT_MAG,#"-"

MOV WRT_TEN,#"-"

MOV WRT_UNI,#"-"

CALL CLR_SCR

MOV DPTR,#8040H ;VDO RAM ADDRESS

MOV R1,#00H

TITLE: MOV A,R1

CALL C_TITLE

MOVX @DPTR,A

INC DPTR

INC R1

CJNE R1,#1AH,TITLE1

MOV DPTR,#81ACH TITLE1: CJNE R1,#2FH,TITLE2 MOV DPTR,#83C0H TITLE2: CJNE R1,#3BH,TITLE ; MAIN PROGRAM MAIN: READ_ROW0 CALL ROW25 CJNE R5,#03H,MAIN_END PAG_REQ PAG_MAG,PAG_TEN,PAG_UNI MOV R5,#00H ;RESET COUNTER TO ZERO MAIN_END: CALL DELAY LJMP MAIN ; SIOO BYTE SEND/RECIVE ROUTINE UART: PUSH PSW JB TI,SBYTE JB RI,RBYTE POP PSW RETI SBYTE: JNB TI,\$;WAIT FOR PREV DATA ;HAS BEEN TRANSMITTED.

CLR TI

MOV SBUF,A

RET

RBYTE:

JNB RI,\$

;WAIT FOR PREV DATA

HAS BEEN RECIVED.

CLR RI

MOV A,SBUF

RET

FOUND ROUTINE

DELAY:

MOV R6,#0FFH

COUNT DOWN VALUE

LOOP:

DJNZ R6,LOOP

MOV R6,#0FFH

;COUNT DOWN VALUE

LOOP1:

DJNZ R6,LOOP1

MOV R6,#0FFH

;COUNT DOWN VALUE

RET

ROW25:

MOV R1,#MTD

MOV @R1,#08H

;SUB ADD ECCT R8

INC R1

MOV @R1,#01H

;SELECT ACT PAGE

INC R1

MOV @R1,#19H

;ACT ROW 25

INC R1

MOV @R1,#08H

;ACT COL AT 8

MOV NOTMST,#04H

;Transmitt 4 byte

MOV SLA,#SLAW

;SLA+W Transmitt funct.

SETB STA ;SET STA IN S1CON

CALL DELAY

SETB STO

MOV NOTMST,#02H ;Recieve 2 byte

MOV SLA, #SLAR ;SLA+R Recive funct.

SETB STA ;SET STA IN S1CON

CALL DELAY

SETB STO

MOV R1,#MRD

MOV A,@R1 ;SEND DATA TO PC SCREEN

ANL A,#10H

CJNE A,#10H,FOUND ;CHK FOUND BIT

NOT_FOUND:LJMP RETURN

FOUND: READ_PAGE

CALL DELAY

MOV R1,#MTD ;SET POINTER TO MTD

MOV @R1,#08H ;ECCT SUB ADD OF R8

INC R1

MOV @R1,#01H ;SET ACTV CHAPTER

INC R1 ;AUTO INC TO R9

MOV @R1,#19H ;SET ACTV ROW

INC R1 ;AUTO INC TO R10

MOV @R1,#08H ;SET ACTV COL

INC R1 ;AUTO INC TO R11

MOV @R1,#0FFH ;SET DATA FOUND

MOV NOTMST,#05H ;Transmitt 5 Byte

MOV SLA,#SLAw ;SLA+W Transmitt funct.

SETB STA ;SET STA IN S1CON

MOV WRT_MAG,#"-"

MOV WRT_TEN,#"-"

MOV WRT_UNI,#"-"

RETURN: RET

CLR_SCR: MOV DPTR,#8010H ;DTPR POINT TO VDO RAM

MOV R4,#19H

MOV A,#00H

SHOWR: MOV R3,#028H

SHOWC: MOVX @DPTR,A

INC DPTR

DJNZ R3,SHOWC

DJNZ R4,SHOWR

RET

USR_INF: MOV A,R7

MAG_DIGIT:CJNE R5,#01H,TEN_DIGIT

MOV PAG_MAG,A

ADD A,#30H

MOV WRT_MAG,A

MOV WRT_TEN,#"-"

MOV WRT_UNI,#"-"

AJMP RMOT_RTN

TEN_DIGIT:CJNE R5,#02H,UNI_DIGIT

MOV PAG_TEN,A

ADD A,#30H

MOV WRT_TEN,A

MOV WRT_UNI,#"-"

AJMP RMOT_RTN

UNI_DIGIT:CJNE R5,#03H,RMOT_RTN

MOV PAG_UNI,A

ADD A,#30H

MOV WRT_UNI,A

RMOT_RTN:RET

C_TITLE: INC A

MOVC A,@A+PC

RET

DB 1CH,02H,'T','E','L','E','T,','E','X','T','

DB ' ','D','E','C','O','D','E','R',' '

DB ',',','V','1',','0'

DB 1CH,04H,'D',','S',','R',','L',',','

DB 'C', ','H', ','U', ','L', ','A', '

DB 1CH,05H,'B','Y',..,'S',a','y',a',n'

include "inti2c.asm"

END.

ประวัติผู้เขียน

นายสายัณห์ ธีรปัญญาวัฒน์ เกิดวันที่ 6 มกราคม 2509 ณ.กรุงเทพมหานคร สำเร็จการศึกษา ปริญญาตรีวิศวกรรมศาสตร์ สาขาวิศวกรรมไฟฟ้า จากมหาวิทยาลัยขอนแก่น ในปีการศึกษา 2529 และเข้าศึกษาต่อในหลักสูตรวิศวกรรมศาสตรมหาบัณฑิต ที่จุฬาลงกรณ์-มหาวิทยาลัยเมื่อ พ.ศ. 2533 ปัจจุบันเป็นพนักงานรัฐวิสาหกิจ สังกัดองค์การโทรศัพท์แห่งประเทศไทย

